Develop and maintain SystemVerilog and UVM-based FPGA verification testbenches, create verification plans and tests, build reusable verification components, analyze functional coverage, debug simulation failures, and support verification through final sign-off. The role also involves C-based testing, hardware/software integration, and collaboration with hardware, firmware, and systems engineering teams.
We are currently hiring for an FPGA Design Verification Engineer for an opportunity based in El Segundo, California.
Job Title: FPGA Design Verification Engineer
Location: El Segundo, CA
Experience: 5+ years
Work Authorization: U.S. Citizens only
Security Clearance: Secret DoD clearance preferred
Job Overview:
We are looking for an experienced FPGA Design Verification Engineer with hands-on expertise in SystemVerilog, UVM, and verification testbench development. The ideal candidate will have experience developing verification plans, building reusable verification components, analyzing functional coverage, and supporting FPGA verification activities throughout the development lifecycle.
Key Responsibilities:
Job Title: FPGA Design Verification Engineer
Location: El Segundo, CA
Experience: 5+ years
Work Authorization: U.S. Citizens only
Security Clearance: Secret DoD clearance preferred
Job Overview:
We are looking for an experienced FPGA Design Verification Engineer with hands-on expertise in SystemVerilog, UVM, and verification testbench development. The ideal candidate will have experience developing verification plans, building reusable verification components, analyzing functional coverage, and supporting FPGA verification activities throughout the development lifecycle.
Key Responsibilities:
- Develop and maintain SystemVerilog and UVM-based verification testbenches.
- Create and execute verification plans, test scenarios, and functional tests.
- Develop reusable verification components and verification IP.
- Perform functional coverage analysis and drive coverage closure.
- Develop C-based tests and support hardware/software integration.
- Debug simulation failures and work with design teams to resolve verification issues.
- Support FPGA verification from initial planning through final verification sign-off.
- Collaborate with hardware, firmware, and system engineering teams.
- At least 5 years of hands-on FPGA design verification experience.
- Strong knowledge of SystemVerilog and UVM.
- Experience with testbench development and verification planning.
- Functional coverage analysis and coverage closure.
- Experience developing reusable verification components.
- C/C++ test development or hardware/software integration experience.
- Ability to work independently and troubleshoot technical issues.
- SpaceWire protocol
- DDR4 memory interfaces
- SerDes connectivity
- Configuration, control, and telemetry systems
- Aerospace or defense-related systems
- Active Secret DoD security clearance
Similar Jobs
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use configurable, self-checking FPGA verification environments using SystemVerilog/UVM and/or VHDL. Create constrained-random test plans, reusable Verification IP, and coverage-driven test cases for electronic warfare signal-processing and control systems. Analyze metrics, improve verification methodologies, execute tasks across multiple projects, and collaborate with engineers and subject matter experts across U.S. locations.
Top Skills:
AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
Artificial Intelligence • Cloud • Information Technology • Internet of Things • Software
Develop and verify FPGA designs from test planning through tape-out. Create SystemVerilog and UVM testbenches, C-based tests, UVCs, and hardware/software integration tests. Develop test plans, measure functional coverage, and drive coverage closure. Preferred experience includes SpaceWire, DDR4 memory interfaces, SerDes connectivity, and configuration, control, and telemetry systems.
Top Skills:
CDdr4FpgaSerdesSpacewireSystemverilogUniversal Verification Components (Uvc)Uvm
Artificial Intelligence • Cloud • Information Technology • Internet of Things • Software
Develop and maintain SystemVerilog/UVM testbenches, UVCs, automated tests, and C-based hardware/software integration tests for FPGA verification. Create test plans, analyze functional and code coverage, drive coverage closure, debug failures, and collaborate with design, architecture, and firmware teams from planning through tape-out. Own verification deliverables, communicate risks, participate in technical reviews, and mentor junior engineers.
Top Skills:
CDdr4FpgaSerdesSpacewireSystemverilogUniversal Verification Components (Uvc)Uvm
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
