Lead full-custom analog IC physical design for CMOS image sensors, including column ADC layout, floorplanning, power and clock planning, chip-level routing, parasitic analysis, physical verification, and GDS tape-out. Optimize image sensor performance, area, noise, matching, and power integrity. Develop layout methodologies, automation scripts, design rules, and SVRF files while coordinating top-level implementation resources and schedules.
Job Title: Sr. Analog Physical Design Engineer
Job Duties:
- Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC’s performance with minimum silicon area.
- Conduct cross products column ADC layout comparison and IP layout development and maintenance.
- Perform RCX extraction of column circuit and critical signals parasitic analysis and propose optimized design to improve column ADC performance and image quality.
- Conduct image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
- Study design rules for new processes and provide physical design guidelines to the design team. Debug and develop Calibre svrf files when needed.
- Apply SKILL script to improve productivity and design robustness.
- Responsible for full-custom analog IC layout and physical verification (DRC/ANT/DFM/ERC/LVS) using industry-standard tools like Cadence Virtuoso and Calibre.
- Execute top-level layout and coordinate layout resources and schedules for all modules.
- Perform floor planning and placements including pad locations, power/clock domain planning, ESD, integration of AMS and digital blocks, and chip-level routing strategy.
- Lead top-level implementation from floorplan through GDS tape-out.
- Develop and maintain layout methodologies and documentation to ensure efficient and consistent design practices.
Requirements:
Require Master’s degree or foreign equivalent degree in Electrical Engineering, Electronics Engineering, or a closely related field.
Require 2 years of experience in CMOS image sensor IC layout design.
Require the following experience or skills:
- Semiconductor process and device fundamentals, with expertise in addressing advanced technology nodes challenges.
- Experience in image sensor manufacturing technology, performance metrics, and system-level integration in camera applications.
- Experience with industry standard EDA tools, such as Cadence Virtuoso, PVS, Spectre, Innovus, Skipper, Siemens Calibre, Synopsys Hspice, Design Compiler, IC Compiler, PrimeTime, Laker and P2P.
- Front-end and back-end ASIC design flows.
- Experience in stacked chip process flow and related design considerations.
- Skills in interpreting physical verification reports (DRC, DFM, ERC, LVS, etc.) and understanding SVRF rule files.
- Advanced layout skills such as common-centroid layouts, symmetrical layouts, use of dummy devices, matching, ESD, latch-up, antenna effects, etc.
- Understanding of layout impact on device matching, noise coupling, guard-ring, electromigration, isolation and IR drop.
- Developing CAD flow automation using scripting languages like Perl, Skill, and Tcl.
- Expertise in low-power, high-precision, high speed analog layout design techniques.
- Solving crosstalk challenges between adjacent column ADCs in image sensor circuits.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Semiconductor • Manufacturing
Designs, optimizes, and physically implements column-level ADC circuits for CMOS image sensors. Responsibilities include column layout design, cross-product IP comparison, RCX parasitic extraction, supply and power-routing analysis, floorplan optimization, design-rule development, Calibre SVRF debugging, and SKILL scripting. The role collaborates with circuit designers and cross-functional teams to improve ADC performance, silicon efficiency, image quality, and layout robustness.
Top Skills:
Analog CircuitsCalibre SvrfCmosCmos Image SensorsColumn-Level AdcRcx ExtractionSemiconductorSkillTotem
Cloud • Information Technology • Machine Learning
Design, build, deploy, and operate scalable backend security services using REST and/or gRPC APIs. Define service architecture, data models, integrations, and reliability practices while supporting observability, incident response, testing, and continuous improvement. Integrate identity providers, key-management services, HSMs, SIEMs, and access-control systems across customer environments. Collaborate with product, security, infrastructure, and customers, contribute to technical direction, and mentor engineers.
Top Skills:
C++Distributed Data StoresGoGrpcHsmsInfrastructure As CodeJavaKmipKubernetesOauth 2.0Openid ConnectPythonRelational DatabasesRestScimSIEM
Legal Tech • Software • Generative AI
Own growth and monetization design for Eve’s AI-native legal technology product, including trial-to-paid flows, usage-based pricing, upgrade prompts, packaging, and expansion experiences. Prototype with AI coding tools, partner with engineering, run pricing and conversion experiments, and establish early growth design practices. The role requires systematic thinking, strong data-informed judgment, comfort with complex products and flexible design guidelines, and collaborative feedback skills.
Top Skills:
Claude CodeCursorLarge Language Models (Llms)Wcag
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
