Designs, optimizes, and physically implements column-level ADC circuits for CMOS image sensors. Responsibilities include column layout design, cross-product IP comparison, RCX parasitic extraction, supply and power-routing analysis, floorplan optimization, design-rule development, Calibre SVRF debugging, and SKILL scripting. The role collaborates with circuit designers and cross-functional teams to improve ADC performance, silicon efficiency, image quality, and layout robustness.
This role focuses on the design, optimization, and physical implementation of column-level ADC circuits used in CMOS image sensors.
The engineer will work closely with cross-functional teams to enhance performance, silicon efficiency, and image quality while ensuring robust and scalable layout solutions.
Responsibilities
- Work on detailed column ADC circuit design, with a focus on column layout design. Collaborating with other column ADC designers to optimize column ADC’s performance with minimum silicon area.
- Cross products column ADC layout comparison and IP layout development and maintenance.
- Perform RCX extraction of column circuit, taking care of critical signals parasitic analysis, and propose optimized design to improve column ADC performance and image quality.
- Image sensor pixel array and column ADC supply analysis using Totem or other methodologies, including worst case P2P resistor extraction, and optimize chip floorplan and power routing.
- Study design rules for new processes and provide physical design guidelines to design team. Debug and develop Calibre svrf files when needed.
- SKILL script to improve productivity and design robustness.
- Other duties as assigned.
Requirements
- Must have experience/knowledge in analog circuits and semiconductor.
- Experience/knowledge in CMOS image sensor readout circuit design
- Experience/knowledge in image sensor and camera system is a plus
- Minimum of 6+ years of relevant experience
- MSEE or equivalent
Annual base salary for this role in California, US is expected to be between $130,600 - $170,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
EOE/Minorities/Females/Vet/Disability
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Semiconductor • Manufacturing
Lead full-custom analog IC physical design for CMOS image sensors, including column ADC layout, floorplanning, power and clock planning, chip-level routing, parasitic analysis, physical verification, and GDS tape-out. Optimize image sensor performance, area, noise, matching, and power integrity. Develop layout methodologies, automation scripts, design rules, and SVRF files while coordinating top-level implementation resources and schedules.
Top Skills:
Analog Ic LayoutAntAsicCadence VirtuosoCalibreCmosDesign CompilerDfmDrcEdaErcGdsIc CompilerInnovusLakerLvsP2PPerlPrimetimePvsRcxSkillSkipperSpectreSvrfSynopsys HspiceTcl
.png)
Artificial Intelligence • Cloud • Payments • Software • Business Intelligence • Generative AI • Automation
Administer hybrid Windows Server infrastructure across colocation, on-premises, Azure, and GCP environments. Manage virtual machines, cloud resources, patching, upgrades, backups, monitoring, alerts, incident response, vulnerability remediation, and root cause analysis. Develop automation using PowerShell, Python, Ansible, and infrastructure-as-code tools for provisioning, remediation, and self-healing workflows. Maintain documentation and runbooks while collaborating with engineering, IT support, security, and operations teams.
Top Skills:
AnsibleAppdynamicsArm TemplatesBashDatadogEsxiGitlab Ci/CdGoogle Cloud Platform (Gcp)GrafanaAzureNew RelicOpentelemetryPatchmypcPowershellPythonSccmSignozSolarwindsTerraformVcenterVmware VsphereWindows ServerWsus
Cloud • Information Technology • Machine Learning
Design, build, deploy, and operate scalable backend security services using REST and/or gRPC APIs. Define service architecture, data models, integrations, and reliability practices while supporting observability, incident response, testing, and continuous improvement. Integrate identity providers, key-management services, HSMs, SIEMs, and access-control systems across customer environments. Collaborate with product, security, infrastructure, and customers, contribute to technical direction, and mentor engineers.
Top Skills:
C++Distributed Data StoresGoGrpcHsmsInfrastructure As CodeJavaKmipKubernetesOauth 2.0Openid ConnectPythonRelational DatabasesRestScimSIEM
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
