Design and develop CMOS image sensor analog and mixed-signal circuits in advanced sub-micron technologies. Perform schematic and layout design, simulation, verification, parasitic extraction, and whole-chip integration using industry-standard EDA tools. Collaborate with digital, verification, process, test, and applications teams to define interfaces, debug fabricated sensors, and optimize performance. Develop scripts for simulation and data analysis, conduct laboratory measurements, and contribute innovative circuit research and development.
Job Title: Sr. Analog Design Engineer
Job Duties:
- Conduct design and development of image sensor technologies in advanced sub-micron node, including finfet, work on transistor level design of analog and mixed-signal circuits for CMOS Image Sensor such as asic_pixel array, column-bias generation, rampbuffer, column-amplifier, comparator, ramp generator, ASRAM and XDEC by using Cadence Virtuoso.
- Work on analog and mixed signal circuits layout design by Cadence Layout tool, such as column_array.
- Collaborate with layout engineer on whole chip layout integration, verification, and improvement.
- Perform sub-blocks and whole image sensor readout circuit simulation (DCG function, noise, PSRR, H-banding, etc.) by simulators such as Cadence Spectre, Analog FastSPICE (AFS), Empyrean ALPS and NanoSpice.
- Perform design verification such as DRC, LVS, antenna rule, and PERC check by using Siemens Caliber tools.
- Extract post-layout parasitic parameters by Calibre PEX.
- Process simulation data and develop script for test bench.
- Collaborate with Digital Engineer to define and design the analog to digital interface and timing generation.
- Collaborate with verification, process, test, and application engineers to debug, characterize and optimize performance of fabricated image sensors.
- Propose innovative and creative solutions along with new circuit R&D and be ahead of current technology.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or a related field.
Must have 2 years of experience in analog circuit, digital circuits and semiconductor device physics.
Required experience:
- Tape-out experiences of CMOS analog and mixed-signal integrated circuits (ICs).
- Industry-standard CAD tools for analog design, such as Cadence Virtuoso for schematic design, Cadence Spectre, LTspic for simulation, and DRC, LVS Calibre for layout.
- Digital hardware design using HDLs and RTL design, with hands-on experience in FPGA development using Xilinx Vivado.
- Arduino and Bluetooth Low Energy (BLE) microcontroller programming.
- Printed circuit boards (PCB) design and layout, using tools such as Autodesk Eagle.
- Scripting and numerical computing with Python and MATLAB for simulation, automation, and data analysis.
- Chip test, verification, debug and measurements using lab equipment such as oscilloscopes, function generators, and data acquisition (DAQ) systems.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Semiconductor • Manufacturing
Design and develop transistor-level analog and mixed-signal circuits for CMOS image sensors. Perform block, transistor-level, and whole-chip simulations; create and optimize sensor-array readout layouts using Cadence Virtuoso and Calibre. Collaborate with verification, process, test, and applications teams to debug, characterize, and optimize fabricated image sensors from concept through product release.
Top Skills:
Analog CircuitsCad ToolsCadence VirtuosoCalibreCmosCmos Image SensorsMixed-Signal CircuitsSemiconductor Device Physics
Semiconductor • Manufacturing
Lead full-custom analog IC physical design for CMOS image sensors, including column ADC layout, floorplanning, power and clock planning, chip-level routing, parasitic analysis, physical verification, and GDS tape-out. Optimize image sensor performance, area, noise, matching, and power integrity. Develop layout methodologies, automation scripts, design rules, and SVRF files while coordinating top-level implementation resources and schedules.
Top Skills:
Analog Ic LayoutAntAsicCadence VirtuosoCalibreCmosDesign CompilerDfmDrcEdaErcGdsIc CompilerInnovusLakerLvsP2PPerlPrimetimePvsRcxSkillSkipperSpectreSvrfSynopsys HspiceTcl
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
