Navitas Semiconductor Logo

Navitas Semiconductor

Principal Design Engineer

Posted 17 Days Ago
Be an Early Applicant
In-Office
90503, Torrance, CA, USA
190K-230K Annually
Senior level
In-Office
90503, Torrance, CA, USA
190K-230K Annually
Senior level
Lead end-to-end architecture, design, verification, tape-out, silicon bring-up, validation, debugging, yield improvement, and production release for analog and power management ICs. Collaborate with systems, device, modeling, layout, EDA, and validation teams; guide physical design and floor planning; evaluate AC-DC and DC-DC architectures; support failure analysis; and mentor junior engineers.
The summary above was generated by AI

Job Purpose:
Navitas Semiconductor is seeking a highly motivated and experienced analog / power IC design engineer to lead the architecture, design, and silicon execution of next-generation power management ICs. This role is hands-on and technical, with end-to-end ownership from concept through production, and close collaboration with systems, device, layout, and validation teams. This is a key technical expert position for engineers who have successfully brought power ICs into high-volume production and want to shape future architectures.


Key Responsibilities and Duties:
• Lead the architecture, design, and verification of power management ICs from transistor-level blocks to full top-level integration.
• Define and evaluate system-level trade-offs for next-generation power supplies in collaboration with applications and systems teams.
• Drive IC architecture decisions for products including AC-DC, DC-DC, ACF, LLC, QR, and related power topologies.
• Interface closely with device, modeling, and EDA teams to optimize device selection, models, and simulation methodologies.
• Guide and review physical layout and floor planning, providing clear feedback to ensure optimal performance, reliability, and manufacturability.
• Own tape-out execution, ensuring designs meet performance, schedule, and quality requirements.
• Lead silicon bring-up, lab validation, debugging, and correlation versus simulation.
• Support yield improvement, failure analysis, and release to production.
• Mentor junior designers and contribute to best practices across the design organization.

Qualifications

Knowledge, Skills, Abilities, and Other Characteristics (KSAO’s)
• Proven experience as chip lead or technical owner on at least one successful silicon program.
• Demonstrated track record of delivering power ICs from concept to high-volume production, including:
     o Architecture definition
     o Circuit design
     o Layout supervision
     o Post-extraction verification
     o Lab characterization and debug
     o Yield and failure analysis support
• Strong experience in AC-DC and/or DC-DC power IC design.
• Deep expertise in analog and mixed-signal building blocks such as:
     o Bandgap references
     o LDOs
     o Comparators
     o Charge pumps
     o Operational amplifiers
• Clear written and verbal communication skills.
• Self-motivated, collaborative, and comfortable working in a fast-paced, startup-like environment.


Required Qualifications
Basic 

• Degree in Electrical Engineering, Material Science, Applied Physics or related Fields
• Strong understanding of semiconductor device physics, SOA, and power transistors used in high-frequency switching.
• Solid knowledge of silicon fabrication processes and their impact on device models and circuit performance.


Preferred: 
• MSEE + 7+ years or PhD + 5+ years of industry experience in analog or mixed-signal IC design.
• Proficiency with EDA tools, including:
     o Cadence Virtuoso / Spectre
     o Post-parasitic extraction simulation
     o Monte Carlo and corner analysis
• Experience with DFT methodologies, characterization strategies, and production test planning.
• Hands-on lab experience with silicon validation, debug, and characterization.


What We Give:
• A high visibility opportunity to work on leading edge technology development with a mission to make the world better with advancing the technology that powers the future.
• Fast decision making and freedom to work on interesting problems that the world cares about.
• A mission to succeed with full support from management.
• Health, dental, and vision benefits, unlimited PTO 
• Total Compensation includes base + bonus and stock awards, depending on experience

HQ

Navitas Semiconductor El Segundo, California, USA Office

El Segundo, CA, United States

Similar Jobs

8 Days Ago
In-Office
186K-407K Annually
Senior level
186K-407K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Owns digital architecture and synthesizable SystemVerilog RTL for high-speed interface ASICs from micro-architecture through tape-out. Responsibilities include CDC strategy, synthesis, timing constraints and closure, physical-design coordination, self-verification, assertions, DFT support, documentation, and mixed-signal integration. The role collaborates closely with analog, layout, verification, and characterization teams on PHY-adjacent silicon development.
Top Skills: AtpgCadence GenusCadence InnovusCadence TempusDdrDftDveI2CJaspergold CdcLibertyMentor CalibrePrbsSerdesSpfSpyglassSvaSynopsys Design CompilerSynopsys PrimetimeSystemverilogVcsVerdiXcelium
15 Days Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Provides technical leadership at the interface between foundries and memory design teams for advanced HBM DRAM products. Responsibilities include foundry technology alignment, HSPICE simulation, test-chip and silicon validation, PDK and design enablement, process variation analysis, and AI-enabled engineering automation. The role supports CMOS technology development, TSV and BEOL optimization, PPA benchmarking, reliability, and future technology pathfinding.
Top Skills: Ai ToolsBeolCmosDramFinfetHbmHspiceParasitic ExtractionPdkPhysical VerificationSpiceSramTsv
16 Days Ago
In-Office
150K-308K Annually
Senior level
150K-308K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports advanced HBM DRAM design by interfacing with foundries, evaluating semiconductor technologies, performing HSPICE and circuit analyses, validating test chips and silicon, assessing PDKs, enabling design flows, and improving engineering productivity through AI and automation. The role requires expertise in advanced CMOS, FinFET devices, process integration, device characterization, PPA analysis, parasitic extraction, and physical verification, with collaboration across design, foundry, manufacturing, and product engineering teams.
Top Skills: AIBeolCadCmosDramFinfetHbmHspiceParasitic ExtractionPdkPhysical VerificationSpiceTsv

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account