Broadcom Logo

Broadcom

ASIC Design Verification Engineer

Reposted 11 Days Ago
Be an Early Applicant
In-Office
Irvine, CA, USA
129K-207K Annually
Expert/Leader
In-Office
Irvine, CA, USA
129K-207K Annually
Expert/Leader
Lead constrained-random verification of high-throughput Ethernet ASICs for AI/ML acceleration using SystemVerilog/UVM testbenches, drive coverage closure, run simulations with VCS/Incisive, script automation, collaborate with global design and architecture teams, and provide technical leadership.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Would you like to become part of a stable team developing silicon products for Ethernet systems in the Cloud?  Come join this team creating devices that accelerate AI/ML workflows!  This team develops high throughput Ethernet solutions that deliver unprecedented performance at critically important power efficiency.
We are looking for highly skilled and efficient Constrained Random Design Verification engineers that want to verify new designs that can evolve rapidly at every generation in a very dynamic market using industry proven methodologies using System Verilog and UVM.  You can become a member of an extremely skilled and efficient group of engineers.
This is a rare opportunity to be part of a team that leads products for a new line of devices. The candidate will work with our worldwide design and architecture teams to develop leading edge products. All aspects of Design Verification will be involved, along with opportunities for technical leadership.
 Skills:  Self motivated personality with a strong presence to do things right. Need to have a strong sense of teamwork and ability to work well with other.  Constrained random verification methodologies with experience driving completion via coverage closure.
Preferable to have skills with SV and UVM, well versed in OOP
Tools/Languages: System Verilog (TB structures - Class, SVA, etc.), UVM, VCS, Incisive, Scripting skills a + (Python, Perl, ...)
Experience: Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 3+ years of related experience

Additional Job Description:

Compensation and Benefits 

The annual base salary range for this position is $129,400.00 - $207,000.00.
  

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements. 

  

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence. 

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Irvine, California, USA Office

5300 California Ave. (Buildings 1-8), Irvine, CA 92617, Irvine, United States, 92617

Broadcom Los Angeles, California, USA Office

Los Angeles, United States

Broadcom Santa Clarita, California, USA Office

Santa Clarita, United States

Similar Jobs

Boeing Logo
Boeing

Associate ASIC and/or FPGA Design and Verification Engineer

11 Days Ago
In-Office
El Segundo, CA, USA
99K-133K Annually
Junior
99K-133K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and verify ASICs and FPGAs using modern digital design flows. Implement HDL code, perform static timing and LEC/CDC/lint checks, build UVM self-checking testbenches, integrate DSP and 3rd-party IP, run hardware-in-the-loop prototypes and validate designs through hardware integration and system-level test.
Top Skills: Arm IpAsicCdcCvsEthernetFpgaGitHardware EmulationHdlJesd204CLecLintingLinuxMakePalladiumPciePerlPythonStatic Timing AnalysisSvnSystem Verilog Assertions (Sva)SystemverilogUvm
NVIDIA Logo
NVIDIA

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

6 Days Ago
In-Office or Remote
CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead development and improvement of ASIC integration, build, simulation, CI, and debug infrastructure for high-speed IO GPU IP. Apply automation, metrics, and AI-assisted workflows to improve reliability, turnaround, and debuggability. Collaborate across design, verification, firmware, methodology, and infrastructure teams to root-cause failures and deliver durable process improvements.
Top Skills: AsicCiDebug ToolsPerlPythonRtlSimulationSystemverilogUvmVcsVerdiVerilogXcelium
Blue Origin Logo
Blue Origin

Senior ASIC Design Verification Engineer - Terawave

14 Days Ago
In-Office or Remote
2 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug.
Top Skills: AssertionsBchBeamformingCdcDftDspEmulationFecFormal VerificationHigh-Speed Interface VerificationLdpcPost-Silicon DebugPrototypingRdcRtlSystemverilogUvm

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account