OMNIVISION Logo

OMNIVISION

Analog-Mixed Signal Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Santa Clara, CA
105K-135K Annually
Entry level
In-Office
Santa Clara, CA
105K-135K Annually
Entry level
Designs, simulates, verifies, debugs, and characterizes embedded analog and mixed-signal circuits, including high-speed I/O, SerDes, FIFO, CDR, and PLLs. Collaborates with system and test engineers on interfaces, package and board design, and system clocks for image sensor and bridge products. Performs high-speed testing with oscilloscopes and BERT, supports layout optimization, verifies analog-digital interfaces, and documents IP and design specifications.
The summary above was generated by AI
Overview :
Responsible for the design development and characterization of embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, PLL etc.
Design and debug experience on RTL level signal synchronization, clock tree and cross domain clock designs is a significant plus.
Need to work closely with system and test engineers to develop high speed interface, package/board, and system clocks in image sensor and bridge chip products.
Responsibilities :
  • Analog/Mixed-Signal design, simulation and verifications.
  • High speed test with scope and BERT.
  • Layout design and support. Need to get involved into layout optimizations for high speed or high precision performance directly.
  • Interface verifications between analog and digital.
  • IP and design spec documentations.
Requirements  :
  • Familiar with Cadence analog design/layout flow and spice/spectreMDL simulations.
  • Masters of Electrical Engineering or PhD 
Annual base salary for this role in California, US is expected to be between $105,000 - $135,000. Actual pay will be determined on a number of factors such as relevant skills, education, experience, and the pay of employees in the similar role. 
 

OMNIVISION Irvine, California, USA Office

Innovation Office Park 150 Progress, Irvine, CA, United States, 92618

Similar Jobs

Yesterday
In-Office
150K-250K Annually
Senior level
150K-250K Annually
Senior level
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills: AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
Yesterday
In-Office
105K-140K Annually
Entry level
105K-140K Annually
Entry level
Semiconductor • Manufacturing
Designs, simulates, verifies, debugs, and characterizes embedded analog and mixed-signal circuits for high-speed interfaces, including SerDes, PLLs, CDRs, and clock systems. Collaborates with system and test engineers on package, board, and system-clock development. Performs high-speed testing with oscilloscopes and BERTs, supports analog/digital interface verification, contributes to layout optimization, and documents IP and design specifications.
Top Skills: BertCadenceCdrFifoOscilloscopePllRtlSerdesSpectremdlSpice
Yesterday
In-Office
157K-160K Annually
Junior
157K-160K Annually
Junior
Semiconductor • Manufacturing
Designs, simulates, characterizes, and debugs analog mixed-signal integrated circuits, including high-speed I/O, SerDes, PLLs, CDRs, clock trees, serializers, bias circuits, and ESD protection. Performs post-layout signal-integrity analysis, supports circuit layout and floor planning, verifies RTL synchronization blocks, evaluates performance across process, voltage, temperature, noise, and mismatch conditions, and collaborates with system and test engineers on image sensor and bridge-chip products. Documents design reviews, simulation findings, and project lessons learned.
Top Skills: Afs SimulatorC ShellCadence LayoutCadence SimvisionCadence SpectreCadence VirtuosoCadence VivaCdrEzwaveFifoHspiceMipi C-PhyMipi D-PhyPerlPllPythonPythonRtlScilabSerdesSpice

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account