Designs, simulates, characterizes, and debugs analog mixed-signal integrated circuits, including high-speed I/O, SerDes, PLLs, CDRs, clock trees, serializers, bias circuits, and ESD protection. Performs post-layout signal-integrity analysis, supports circuit layout and floor planning, verifies RTL synchronization blocks, evaluates performance across process, voltage, temperature, noise, and mismatch conditions, and collaborates with system and test engineers on image sensor and bridge-chip products. Documents design reviews, simulation findings, and project lessons learned.
Job Title: Analog Mixed-Signal Design Engineer
Job Duties:
- Design, develop, and characterize embedded analog circuits, such as high speed I/O, SerDes, FIFO, CDR, PLL, etc.
- Design and debug RTL level signal synchronization, clock tree and conduct cross domain clock designs.
- Evaluate and characterize the circuit performance under various conditions such as process variation and mismatches, power supply change, high/low working temperature, noise and crosstalk.
- Perform analysis of circuits’ performance degradation and signal integrity drop due to layout induced parasitic effects based on simulations with extracted post-layout circuit netlist.
- Work closely with system and test engineers to develop high speed interface, package/board, and system clocks in image sensor and bridge chip products.
- Conduct Layout design and support. Get involved into layout optimizations for high speed or high precision performance directly. Use Cadence analog design/layout flow and spice/spectre MDL simulations.
- Perform transistor level integrated circuit design and simulation. Develop clock generator and distribution tree circuits with low jitter and low duty-cycle distortion. Perform transistor level design of serializer circuit which works up to Gbps data rate within process and temperature corners. Design accurate analog biasing and reference circuit for IO links. Characterize the IO links circuit performance under non-ideal environment (high power supply noise, crosstalk, process variation and mismatches). Use software: Cadence Virtuoso, Cadence Spectre simulator and AFS simulators.
- Cooperate with other circuit designer to solve problems and issues discovered on system level. Assist top-level circuit designer in checking register settings, power and ground layout routing and connections between blocks of the certain circuit.
- Debug and design change solutions on signal integrity, EMI/RFI., ESD/latch up issues. Develop the floor-plan of IO link that is friendly to signal-integrity. Develop and improve ESD circuit on the IC chip to pass industry ESD standards.
- Perform necessary data analysis on simulation results. Write design documents to record design review, updated information, knowledge and lesson learned from projects.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Electronic Circuits & Systems, or a related field.
Require one year of experience as an Analog Design Engineer.
Must possess the following experience:
- Experience in researching and developing with embedded MIPI C/D-PHY transmitter circuit.
- Expertise in programming using Python, perl, scilab and Cshell;
- Experience with EDA tools such as Cadence Virtuoso, Cadence Simvision, Cadence Layout in circuit design;
- Experience in RTL level functional block behavioral verification;
- Experience in using Hspice, Spectre to build-up analog circuit test bench to perform transistor level simulation on analog/mixed-signal circuits.
- Experience in using EDA tools such as EZwave, Cadence Viva to check the simulation result, plot eye-diagram and evaluate circuit performance.
- Experience with chip test instruments such as oscilloscope, function generator, power supply and network analyzer;
- Experienced with high-speed circuit layout support.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Semiconductor • Manufacturing
Designs, simulates, verifies, and refines multi-gigabit PAM4 SerDes IP and analog/mixed-signal receiver blocks, including TI-SAR ADCs, CTLE, DFE, and AFE components. Responsibilities include CDR development, high-speed testing with oscilloscopes and BERT, analog-digital interface verification, layout optimization, clock and synchronization design, and IP documentation. The engineer collaborates with system and test teams on high-speed interfaces, packages, boards, and system clocks for image sensor and bridge chip products.
Top Skills:
AfeBertCadenceCdrClock TreesClock-Domain CrossingCtleDfeOscilloscopesPam4RtlSerdesSpectremdlSpiceTi-Sar Adc
Semiconductor • Manufacturing
Designs, simulates, verifies, debugs, and characterizes embedded analog and mixed-signal circuits, including high-speed I/O, SerDes, FIFO, CDR, and PLLs. Collaborates with system and test engineers on interfaces, package and board design, and system clocks for image sensor and bridge products. Performs high-speed testing with oscilloscopes and BERT, supports layout optimization, verifies analog-digital interfaces, and documents IP and design specifications.
Top Skills:
BertCadencePllRtlSerdesSpectremdlSpice
Semiconductor • Manufacturing
Designs, simulates, verifies, debugs, and characterizes embedded analog and mixed-signal circuits for high-speed interfaces, including SerDes, PLLs, CDRs, and clock systems. Collaborates with system and test engineers on package, board, and system-clock development. Performs high-speed testing with oscilloscopes and BERTs, supports analog/digital interface verification, contributes to layout optimization, and documents IP and design specifications.
Top Skills:
BertCadenceCdrFifoOscilloscopePllRtlSerdesSpectremdlSpice
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
