Designs and integrates digital circuits for image sensors, including sensor timing control and ISP data pipelines. Responsibilities include chip architecture, RTL design, verification, synthesis, timing closure, DFT, full-chip integration, silicon validation, debugging, image tuning, and customer support. The role collaborates with analog, backend, algorithm, and application engineering teams throughout the ASIC development lifecycle.
We are looking for Digital Design Engineer for design and development of next generation image sensors and related technologies. The candidate should have strong fundamentals in digital circuit design and ability to independently design blocks with given specifications. The candidate should have the capability to lead, design and develop circuits, as well as experience in debugging/verifying design issues.
As Digital Circuit Design Engineer, you will:
- Primarily responsible for sensor timing control design and Image Signal Processing (ISP) system level integration.
- Actively participate in chip level architecture definition, including analog interface/control, image data processing, power, performance, and area trade-offs.
- Integrate and validate ISP data pipes according to PRD/design specification & system architecture of SoC CIS products
- Work with CIS project lead, sensor digital & analog engineers for system integration & validation
- Work with back-end team closely in floor planning, timing closure, and DFT.
- Full-chip integration and verification.
- Chip bring-up, validation, and debugging
- Work with algorithm and application engineers for image tuning and qualification
- Silicon validation, debugging & tuning
Qualifications:
- In depth hands-on experience in ASIC design flow: RTL coding, simulation, synthesis, static timing analysis, formality verification, DFT.
- Extensive knowledge of all aspects of chip development: from design specification, architecture definition, low-power design, tape-out, chip validation, chip debugging, mass production, to customer support.
- Be familiar with image sensor performance metrics, image signal processing (ISP), image sensor usage and integration into camera systems.
- Experience/knowledge in image sensor and camera system is a plus
- Minimum of 4 plus years of relevant experience.
- MSEE or equivalent
Annual base salary for this role in California, US is expected to be between $120,600 - $150,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and develop ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements and architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing closure, CDC analysis, verification collaboration, integration, and system troubleshooting. Lead and Senior engineers provide technical leadership, subsystem ownership, mentoring, and cross-functional coordination.
Top Skills:
AsicCdcComputer ArchitectureDigital Logic DesignFpgaHdlRtlSocStatic Timing Analysis
Semiconductor • Manufacturing
Design and integrate digital circuit logic for image sensor and ISP systems, including sensor timing control, data paths, chip architecture, and SoC integration. Collaborate on PPA optimization, physical design, timing closure, DFT, verification, silicon bring-up, debugging, and image quality tuning. Support validation and production readiness while working with analog, digital, algorithm, and application engineering teams.
Top Skills:
Design-For-Test (Dft)Image Signal Processing (Isp)Mipi C-PhyMipi Csi-2Mipi D-PhyPerlPythonSystem-On-Chip (Soc)SystemverilogVerilog
Semiconductor • Manufacturing
Design and integrate digital circuit logic for image sensor and ISP systems. Responsibilities include chip architecture, RTL implementation, ISP data-path integration, PPA optimization, physical design collaboration, verification, chip bring-up, silicon debugging, and image quality tuning. The role works closely with sensor, algorithm, application, and physical design teams to achieve production readiness.
Top Skills:
C-PhyD-PhyDesign-For-Test (Dft)Image Signal Processing (Isp)Mipi Csi-2PerlPythonRtlSystemverilogVerilog
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
