Own electrical architecture and low-power FPGA/HDL design for implantable medical electronics, including supervisory safety logic, high-speed sensor communications, inductive charging, RF telemetry, PCB/flex design, and verification. Lead design controls, fault-tolerant safety mechanisms, timing closure, FPGA emulation, EMC testing, failure analysis, and production transfer while collaborating across firmware, silicon, mechanical, systems, and manufacturing teams.
TITLE
Sr. R&D Engineer, Electrical & FPGA Design
DATE
October 2026
WORK LOCATION
In-Office 5x/week in San Diego
BASE SALARY RANGE
$140,000 - $180,000/year
About the Role
We are seeking a Senior R&D Electrical Engineer to own the electrical and programmable-logic design of Synchron's next-generation implantable electronics, from concept through design verification. The core of the role is defining and developing the HDL for the implant's low-power FPGA: supervisory logic for device health, status, and control, and the implant side of a high-speed serial link to distributed sensing electronics, defined from interface specifications with external silicon partners and proven in FPGA emulation ahead of hardware. The role also owns the surrounding electrical architecture - custom silicon integration, inductive charging and RF telemetry, and PCB/flex design - and carries a safety mandate: detectable faults, redundant monitoring, and defined safe states within a medical device design-controls framework.
Firmware is owned by a dedicated engineer; this role reviews, debugs, or contributes to firmware and test software as the program needs. This is a hands-on, technically deep role: equally comfortable reviewing RTL and schematics as defining system-level architecture.
Key Responsibilities
FPGA / HDL Design
- Architect and develop synthesizable HDL (VHDL or SystemVerilog) for a low-power FPGA serving as the implant's health, status, control, and communications controller; select the FPGA family and configuration approach against power, size, I/O, and configuration-integrity constraints
- Implement supervisory functions: power sequencing, voltage/current/temperature monitoring, watchdogs, fault detection and latching, status reporting to the host MCU, and transition to defined safe states
- Own timing closure, clock-domain crossing, and low-power clocking; develop self-checking testbenches and simulation regressions appropriate to safety-relevant logic
- Define and verify the FPGA/MCU interface (SPI, register map); own FPGA bring-up, diagnostics, and configuration/update strategy
High-Speed Sensor Communications Link
- Define and implement the implant side of the serial link to distributed sensing electronics: clock generation and distribution, line driver/receiver scheme (including emulated-LVDS I/O), framing, synchronization, error detection, and recovery
- Derive and maintain link and timing budgets (jitter, skew, channel loss) and reconcile them with partner models
- Build bench models and FPGA emulation of the link, integrating partner-supplied RTL, to retire risk before final hardware
Safety & Redundant Systems
- Design control and monitoring logic so single faults are detected and contained: redundant or diverse monitors, FPGA/MCU cross-checks, independent shutdown paths, and fail-safe defaults on loss of clock, power, or communication
- Define safe-state behavior and entry/exit conditions; perform FMEA / fault-tree analysis and trace risk controls to design inputs and verification per ISO 14971
- Apply configuration-integrity and single-event-upset mitigations (CRC, readback, redundancy) for chronically implanted programmable logic
Electrical Architecture, Power & RF
- Own the implant's electrical architecture and lead schematic design, component selection, and simulation for ultra-low-power implantable electronics
- Design and characterize the inductive charging link: receive coil geometry and placement, resonant tuning, rectification and regulation, alignment and load tolerance, and tissue heating limits
- Optimize the wireless telemetry link (custom RF, BLE, or inductive) under tissue constraints, including antenna selection, matching, and integration within the hermetic enclosure and header
- Establish power budgets and duty-cycling strategies that balance data throughput against implant longevity
PCB/Flex, Verification & Design Controls
- Lead design of miniaturized, high-density PCB and flex-rigid assemblies in Altium Designer, including layout review, signal integrity, and DFM at implant scale
- Define and execute electrical and FPGA verification plans; lead bench, environmental, and EMC/EMI testing; own failure analysis and design-for-reliability practices
- Serve as electrical and programmable-logic lead within design controls (IEC 60601-1, IEC 62304, ISO 14708); author design inputs, risk analyses, and V&V protocols with traceability from requirements to RTL and test; support regulatory submissions
Collaboration
- Partner with firmware, silicon, mechanical, and systems engineers to co-optimize the implant; review firmware and test-software changes touching the electrical and FPGA interfaces and step in on cross-domain debug
- Work with contract manufacturers and test houses to transfer designs into production
Required Qualifications
- Bachelor's degree in electrical engineering, computer engineering, or a related discipline
- 8+ years in mixed-signal hardware design for miniaturized, high-reliability electronic systems
- 5+ years of hands-on FPGA development: synthesizable VHDL or SystemVerilog, clock-domain crossing and timing closure, and simulation-based verification, on low-power FPGA families
- Working knowledge of serial interface design: source-synchronous or CDR schemes, LVDS/CML signaling, framing and error detection, SPI/I2C, and register-map design
- Demonstrated design of safety-relevant or fault-tolerant digital systems: watchdogs, redundant monitors, fail-safe defaults, fault detection and isolation
- Hands-on experience with inductive power transfer or near-field wireless charging, or equivalent resonant/magnetics design
- Strong high-density PCB and flex-circuit design experience with proficiency in Altium Designer; SPICE-class simulation and signal-integrity analysis
- Ability to read, debug, and review embedded C firmware and test software, and contribute when needed
- Experience bringing electronic subsystems from prototype through design verification into production
Preferred Qualifications
- Active implantable medical device experience (e.g., neurostimulators, cochlear implants, cardiac rhythm devices)
- Custom silicon integration or co-design, including specification development, emulation of partner RTL on FPGA, and bring-up
- Functional-safety or high-integrity design standards (IEC 60601-1 PEMS, IEC 62304, IEC 61508 / ISO 26262 concepts, DO-254-style assurance)
- Antenna or RF front-end design for implantable or body-worn devices, including EM simulation (HFSS, CST, or COMSOL)
- Coil design and EM/thermal modeling for inductive links, including MRI-compatibility constraints on magnetic materials
- Low-noise neural or bioelectric front-end design; embedded firmware development on wireless SoCs with an RTOS and BLE
- Familiarity with ISO 14708, IEC 60601, and FDA guidance for implantable electronics; experience supporting IDE, PMA, or 510(k) submissions
Similar Jobs
.png)
Artificial Intelligence • Security • Software • Analytics • Big Data Analytics
Manage and grow strategic distribution partners across North America by developing business plans, improving sales execution, driving revenue growth, and increasing partner engagement. The role conducts business reviews, monitors performance, supports commercial initiatives and launches, coordinates cross-functional teams, onboards distributors, and provides market insights to sales leadership. Approximately 50% travel is expected.
Top Skills:
Crm SystemsSalesforce
Aerospace • Hardware • Robotics • Software • Manufacturing
Design, analyze, test, and support manufacturing of primary and secondary rocket structures for Relativity Space’s Terran R vehicle. Responsibilities include developing structural concepts and load paths, sizing flight hardware, reviewing loads and material properties, releasing drawings, supporting hardware test campaigns, and improving manufacturability. The engineer will own designs through the full lifecycle from requirements to production while using CAD and structural analysis tools.
Top Skills:
AnsysCreoFinite Element MethodsGd&TNastranNxSolidworksTeamcenter
Fintech • Legal Tech • Software • Financial Services • Cybersecurity • Data Privacy
Leads a global Windows infrastructure engineering team supporting on-premises and Azure compute environments. Responsibilities include people leadership, project and incident delegation, change governance, escalation management, vulnerability remediation, roadmap development, technical debt reduction, licensing management, and operational SLA oversight. The role also requires hands-on expertise with Windows Server, Azure or AWS, infrastructure automation, PowerShell, Active Directory, MECM/SCCM, virtualization, hybrid cloud architecture, and technical documentation.
Top Skills:
Active DirectoryAmazon AwsAnsibleAzure DevopsGitGroup PolicyItilKubernetesMecm/SccmAzureMicrosoft Windows ServerNutanix AhvPowershellPowershell UniversalPythonRed Hat OpenshiftServicenowYaml
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
