Microsoft Logo

Microsoft

Senior Design Verification Engineer

Posted 14 Hours Ago
Be an Early Applicant
In-Office or Remote
Hiring Remotely in United States
120K-261K Annually
Senior level
In-Office or Remote
Hiring Remotely in United States
120K-261K Annually
Senior level
Build and verify FPGA-based networking acceleration for Microsoft Azure. Develop constrained-random SystemVerilog verification environments, test plans, test cases, assertions, sequences, constraints, and functional coverage. Automate test execution for CI/CD, collaborate with hardware and software teams using Agile methods, and occasionally support customer-reported hardware issues through on-call responsibilities.
The summary above was generated by AI
Overview

Microsoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Hardware Engineer to build the world's fastest public cloud and make a difference to millions of people across the planet.

As a verification engineer in the Accelnet Hardware team, you will be responsible for building, testing, and deploying networking acceleration on Azure, and the largest deployment of Field-Programmable Gate Array (FPGA) SmartNICs (Azure Boost) in the world. You will develop the infrastructure for next-generation Software-Defined Networking (SDN), including arbitrary packet manipulations, reducing virtualization overhead, improving network security, enhancing connection establishment performance, and improving performance with Remote Direct Memory Access (RDMA) and custom network protocols. 
This is a unique opportunity for a Senior Hardware Engineer to see Register-Transfer Level (RTL) code go to production within weeks instead of years. Come help build one of the few truly hyperscale global clouds with innovations possible at every level of the computing stack.

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.


Responsibilities
  • Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies.
  • Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.
  • Execute the test plan by adding testcases and tracking verification through coverage driven metrices.
  • Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.
  • Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.
  • Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.
  • Handle occasional on-call responsibilities for addressing hardware issues reported by our customers. 

Qualifications

Required Qualifications:

  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience
    • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 5+ years technical engineering experience
    • OR equivalent experience

Other Requirements:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:
    • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 3+ years technical engineering experience
    • OR Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 6+ years technical engineering experience
    • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience
    • OR equivalent experience
  •  7+ years technical engineering experience with Universal Verification Methodology (UVM), System Verilog and Verification Fundamentals

#azurecorejobs


Hardware Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

One Month Ago
In-Office or Remote
CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead development and improvement of ASIC integration, build, simulation, CI, and debug infrastructure for high-speed IO GPU IP. Apply automation, metrics, and AI-assisted workflows to improve reliability, turnaround, and debuggability. Collaborate across design, verification, firmware, methodology, and infrastructure teams to root-cause failures and deliver durable process improvements.
Top Skills: AsicCiDebug ToolsPerlPythonRtlSimulationSystemverilogUvmVcsVerdiVerilogXcelium
One Month Ago
Remote
Minnesota, USA
Senior level
Senior level
Cloud • Enterprise Web • Hardware • Information Technology • Internet of Things • Robotics • Semiconductor
Design and execute SystemVerilog/UVM verification environments: plan verification, write constrained-random and directed tests, measure and close coverage, run gate-level sims, and automate regressions. Work includes C-based processor-in-loop tests, emulation, memory/MMU and DSP/memory-subsystem verification, and power-aware/formal methodologies when applicable.
Top Skills: Amba AhbAmba ApbAmba AxiCCadence XceliumConstrained-Random VerificationCpfEmulation (Cadence Palladium)Functional CoverageGate-Level SimulationMmuPerlPythonReal Number Models (Rnm)Siemens QuestaSramSva (Systemverilog Assertions)Synopsys VcsSystemverilogTclUpfUvm
One Month Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Define and execute verification plans for block-to-full-chip ASICs using SystemVerilog/UVM. Build testbenches, assertions, constrained-random and directed tests, manage regressions and CI, run simulations, triage failures, close coverage, and support silicon bring-up and post-silicon debug while collaborating across architecture, RTL, DFT, firmware, and physical design teams.
Top Skills: AhbAnalog Behavioral ModelsApbAssertion CoverageAxiCC++Ci/CdCode CoverageDftFormal VerificationFunctional CoverageGate-Level SimulationGitPerlPythonQuestaSimvisionSystemverilogSystemverilog Assertions (Sva)TclUvmVcsVerdiXcelium

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account