Hewlett Packard Enterprise Logo

Hewlett Packard Enterprise

Senior ASIC Verification Engineer

Posted 46 Minutes Ago
Be an Early Applicant
In-Office
Sunnyvale, CA
159K-321K Annually
Senior level
In-Office
Sunnyvale, CA
159K-321K Annually
Senior level
Leads ASIC and VLSI verification for complex products, developing functional models, detailed test plans, SystemVerilog/UVM testbenches, and comprehensive tests. Performs formal verification, coverage analysis, gate simulations, emulation, full-chip testing, and lab validation. Collaborates with hardware and software engineers to resolve defects and develop drivers. Provides technical leadership, architecture input, mentoring, and oversight of internal and outsourced engineering teams.
The summary above was generated by AI
Senior ASIC Verification Engineer

  

This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

   

Job Family Definition:

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation, and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions. May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.

Management Level Definition:

Contributions impact technical components of HPE products, solutions, or services regularly and sustainable. Applies advanced subject matter knowledge to solve complex business issues and is regarded as a subject matter expert. Provides expertise and partnership to functional and technical project teams and may participate in cross-functional initiatives. Exercises significant independent judgment to determine best method for achieving objectives. May provide team leadership and mentoring to others.

Responsibilities:

  • Provide technical expertise and leads project teams of Electronic and VLSI engineers and internal and outsourced development partners responsible for all stages of VLSI design and development for complex products, solutions, and platforms, including design, validation, and testing.
  • Reviews and evaluates designs and project activities for compliance with VLSI technology and development guidelines and standards; provides tangible feedback to improve product quality.
  • Provides VLSI-specific and technical expertise along with the overall architecture design and platform leadership to cross-organization projects, programs, and activities.
  • Provides leadership of project team of other VLSI engineers and internal and outsourced development partners to develop reliable, cost effective and high quality solutions for VLSI prototypes and products.
  • Provides guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.
  • Participates in and provides input on process for selection of future technical leaders.
  • Drives VLSI innovation and integration of new technologies into projects and activities in the design organization.
    • You will start with a functional specification of a module and produce a detailed test plan to verify the module. 

    • You will write functional models for the module using System Verilog/C/C++ for architectural validation.  

    • You will build the module level test bench using System Verilog/UVM 

    • You will write tests according to the test plan to thoroughly verify the module. You will be responsible for making sure your module is fully functional.  

    • You will work closely with logic designers to resolve bugs, with SW engineers to assist in driver code development. 

    • You will use state-of-the-art tools for doing formal verification, code coverage analysis, gate sims, and more.  

    • You will also get a chance to be part of full chip/sub-system and emulation testing – which gives you exposure to the entire functionality of the chip/system.  

    • You get to participate in ASIC validation in the lab if you are passionate about making the chip come alive.  

    • You will also get a chance work on your leadership skills by mentoring interns and new college graduates. 

Education and Experience Required:

  • Bachelor's or Master's degree in Electrical Engineering, Computer engineering or equivalent
  • 6-10 years of experience in VLSI design, verification, or implementation

Knowledge and Skills:

  • Expert level proficiency in electrical engineering fundamentals, VLSI principles, digital logic, and computer architecture.
  • Expert level analytical and problem solving skills.
  • Expert level knowledge of designing VLSI components, integrated circuitry, architectures and algorithms into VLSI solutions.
  • Expert level knowledge of a programming and scripting, hardware description language, electronic design automation (EDA), and/or FPGA tools. Coursework in VLSI design or VLSI concepts. 
  • Experience in executive written and verbal communication skills; mastery in English and local language.
  • Subject matter expertise or discipline leadership as evidenced through patents/publications in the field of VSLI or Electronic/hardware component designs and tools.
    • Strong analytical/ problem solving skills. 

    • Experience in constrained-random verification with methodologies such as UVM is required – Should have developed block level/full-chip test benches using system Verilog/UVM in prior work. 

    • Knowledge of Computer Architecture/networking protocols and machine learning through previous work is a plus but not required. 

    • Knowledge of Perl/Python/C/C++.  

    • Excellent written and verbal communications skills is good to have. 

Accessibility


HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here.


Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

Job:

Engineering

Job Level:

TCP_04

    

"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
– United States of America: Annual Salary USD 158,500 - 321,000 in California
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

   

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

   

Recruitment Fraud Alert

We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.

All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.

Similar Jobs at Hewlett Packard Enterprise

One Month Ago
In-Office
154K-311K Annually
Senior level
154K-311K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Lead block- or subsystem-level ASIC/SoC verification: create test plans, build and maintain UVM/SystemVerilog verification environments, perform constraint-driven random testing, close coverage and assertions, analyze simulations with industry tools, debug complex SoC designs, and collaborate with cross-functional teams to deliver high-quality networking silicon.
Top Skills: Cadence XceliumEmulationHardware AccelerationJenkinsMentor QuestaSva (Systemverilog Assertions)Synopsys VcsSystemverilogUpfUvm
One Month Ago
In-Office
154K-311K Annually
Senior level
154K-311K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
The Senior ASIC Verification Engineer designs and evaluates VLSI components, oversees validation and testing, provides technical leadership, and mentors team members, all while ensuring adherence to technology standards.
Top Skills: CC++PerlPythonSpecmanSystem VerilogTclUvmVerilogVlsi
46 Minutes Ago
In-Office
159K-321K Annually
Senior level
159K-321K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Designs high-speed networking ASICs from functional specifications through final netlist. Responsibilities include developing microarchitectures, implementing RTL in Verilog/SystemVerilog, writing functional coverage and SVA, optimizing timing and floorplans with Physical Design, and collaborating with Verification. The engineer will also mentor new graduates and interns.
Top Skills: Eda ToolsLint ToolsPerlPythonSynthesis ToolsSystemverilogSystemverilog Assertions (Sva)Verilog

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account