NVIDIA Logo

NVIDIA

Senior ASIC Design Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office or Remote
Hiring Remotely in CA, USA
136K-265K Annually
Senior level
In-Office or Remote
Hiring Remotely in CA, USA
136K-265K Annually
Senior level
Design and implement RTL and system-level SoC modules, perform logic synthesis and timing analysis, integrate modules into SOC, collaborate with architects and verification teams, support silicon bring-up, and improve design flows and methodologies to enhance efficiency and chip yield.
The summary above was generated by AI

We are now looking for a Senior ASIC Design Engineer to join our System ASIC team! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to pursue, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice to join us today.

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading GPU and SoC's. With the System-ASIC team, you will contribute to designing multiple products that will be used in a variety of applications from consumer graphics to self-driving cars and the growing field of artificial intelligence. System-ASIC team works closely with System Architecture team on product definitions, implements new innovative flows to improve our chip yield and to address multiple sectors, defines Reset and Boot Architecture and implements them in complex GPU and Tegra chips. The team is also handling the architecture, design, and synthesis of multiple System-level modules.

What you’ll be doing:

  • Be an integral part of the System ASIC Design team to help develop and improve our RTL and SOC designs

  • Collaborate with architects, ASIC designers, and verification engineers to design sophisticated system-level modules such as Floorsweep, In-silicon measurement, Reset and Boot controllers.

  • You will be responsible for the RTL design, logic synthesis, and timing analysis of several modules.

  • Integrate modules into the overall SOC design and work closely with other teams in the silicon bring-up process and ensure successful SOC level integration.

  • You will also use your expertise to identify and implement improvements in the current design flow and methodologies to improve efficiency and quality.
     

What we need to see:

  • BS / MS in Microelectronics/ Electronic Engineering/ Computer Science and related (or equivalent experience).

  • 5+ years of ASIC design experience or SOC integration design / flow experience

  • Fundamental digital design concepts and experience in ASIC design flow including RTL design, verification, logic synthesis and timing analysis

  • Strong coding skills in Perl, Python, C++, or other industry-standard scripting languages

  • Basic understanding of verification methodology

  • Excellent analytical and problem-solving skills and attention to detail.
     

Ways to stand out from the crowd:

  • Familiarity with ARM CPU and SoC system architecture, microprocessor, and microcontroller fundamentals (caches, buses, memory controllers, DMA, etc.)

  • Experience with reset controllers, boot, fuse controllers or UCIe protocol

  • Hands-on experience in programming (C/C++) and scripting (Perl/Python).

# LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 20, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Similar Jobs

3 Days Ago
In-Office or Remote
Senior level
Senior level
Artificial Intelligence • Big Data • Cloud • Hardware
Design and implement Verilog/SystemVerilog RTL for high-speed ASIC data paths and packet processing. Develop timing constraints, collaborate on verification and physical design, support timing closure, and debug post-silicon issues with hardware, firmware, and software teams. Contribute to power-aware performance optimization for Host Fabric Interface subsystems used in AI and HPC networking.
Top Skills: AsicDesign CompilerEthernetHost Ethernet Adapter ArchitecturesIpsecPerlPrimetimePythonRdma/RoceRtlSpyglassSystemverilogTclTcp/IpVerilog
5 Days Ago
Remote
United States
Senior level
Senior level
Defense • Manufacturing
Designs advanced ASIC packages, including FC-BGA and MCM architectures, from early trade studies through production. Responsibilities include substrate and ball-map definition, SI/PI and thermal design, high-speed signal breakout, material and assembly selection, vendor management, qualification, and collaboration with silicon, RF, and systems teams. The role focuses on high-pin-count, power-dense mixed-signal and digital SoC packages for high-reliability aerospace applications.
Top Skills: AdsAdvanced LaminatesAsicChipletsEm SimulationFc-BgaHfssInterposersMulti-Chip Modules (Mcm)OsatPower Delivery NetworksPower IntegrityRfSerdesSignal IntegritySiwaveSocSubstrate Stack-UpThermal Management
19 Days Ago
In-Office or Remote
Senior level
Senior level
Artificial Intelligence • Big Data • Cloud • Hardware
Design and implement Verilog/SystemVerilog RTL for high-speed ASIC data paths and packet processing. Collaborate on verification, timing constraints, physical design, post-silicon validation, system debugging, performance optimization, and power-aware Host Fabric Interface designs. The role focuses on Ethernet, networking protocols, high-performance computing, AI interconnects, and SoC development.
Top Skills: AsicDesign CompilerEthernetIpsecPerlPrimetimePythonRdma/RoceRtlSpyglassSystemverilogTclTcp/IpVerilog

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account