Marvell Technology Logo

Marvell Technology

Principal Engineer, Analog IC Design

Posted 7 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
175K-261K Annually
Senior level
In-Office
Santa Clara, CA
175K-261K Annually
Senior level
Design high-performance analog circuits including PLL and SerDes blocks, lead projects, verify systems, and manage documentation and communication within the team.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

CE-AMS - Join a world-class analog design team providing high performance analog and mixed mode circuits for industry-leading Networking products. Candidate will have opportunity to architect and design circuits for high performance transceivers and other critical analog functions.

What You Can Expect

  • Analog circuit design, such as PLL, Data Converters, Oscillators and high-speed SerDes blocks (CTLE, FFE, DFE, CDR, PLL, Line driver, etc.) New technique development for next generation SERDES

  • Project leading and management

  • Analog layouts supervise with advanced process node

  • System verification and circuit design spec creation

  • Silicon bring-up, debug and support

  • Team communication and documentation

What We're Looking For

Master’s degree and/or PhD Preferred in Electrical Engineering or related fields with 6+ years of experience.

  • Should have strong analog design fundamentals and experience in designing analog circuit blocks such as PLL, Data Converters, Oscillators and high-speed SerDes blocks (CTLE, FFE, DFE, CDR, PLL, Line driver, etc.).

  • Experience with analog design and verification tools (Virtuoso, Spectre, ADE and post layout extraction tools) is a must

  • Knowledge of the fundamentals on signal integrity improvement, noise reduction and Multi-GHz low-jitter clock generation & distribution.

  • Good understanding of analog layouts in FinFet and its effect on high-speed designs

  • Experienced in system level pre-tape out analog validation

  • Experienced in lab chip bring-up and debugging efforts

  • Strong communication and documentation skills

  • Technical management experience is a plus

Expected Base Pay Range (USD)

174,530 - 261,400, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TD1

Similar Jobs

12 Days Ago
In-Office
Irvine, CA, USA
177K-261K Annually
Senior level
177K-261K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The Principal Analog and Mixed-Signal IC Design Engineer will design sophisticated CMOS transceiver products, conduct architectural investigations, perform design verification, and collaborate with digital teams.
Top Skills: CmosHsimMatlabSpectreSpiceVerilog
10 Days Ago
In-Office
175K-261K Annually
Senior level
175K-261K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
The role involves designing mixed-signal circuits and conducting architectural investigations, design validation, testing, and documentation. Collaboration with digital and SOC teams is essential, along with supervising layout activities and debugging in lab settings.
Top Skills: AdcCmosDllHsimMatlabPllSpectreSpiceVerilog
19 Days Ago
In-Office
137K-254K Annually
Senior level
137K-254K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
The Principal Analog IC Designer leads the design and development of analog/mixed signal IC circuit blocks, ensuring they meet customer specifications through strong analytical and design skills.
Top Skills: Cad ToolsCadence ToolsCircuit SimulationCmosLayoutPhysical VerificationSerdes

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account