System Canada Technologies Logo

System Canada Technologies

Physical Design Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Irvine, CA, USA
Mid level
In-Office
Irvine, CA, USA
Mid level
Perform full-chip and block-level physical design from netlist handoff to GDS tapeout: floorplanning, place-and-route, CTS, timing closure, physical verification, IR/crosstalk/EM analysis, automation via TCL/Perl, and collaborate with logic designers on complex SoCs using low-power techniques.
The summary above was generated by AI
Company Description

SCT resources have a broad range of skills in different technologies. The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Job Description

Job Description:

Physical design implementation at block or top level, low power techniques and timing closure


Job Duties Include:

- Will own all parts of the physical design process from netlist handoff to tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Verify effects of crosstalk, IR drop and electromigration

- Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation

- Work very closely with logic designers, who are members of this same group, to build complex SOC's


Job Requirements:

- BSEE with 6+ (or MSEE with 3+) years related experience;

- Physical design knowledge, from netlist handoff to GDS tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Experience with 45nm or 28nm technology

- Experience with low power techniques

- Experience with TCL and Perl

- Excellent communication and presentation skills

- Well organized, methodical and detail oriented

Similar Jobs

4 Days Ago
In-Office
39K-50K Hourly
Internship
39K-50K Hourly
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports physical implementation of HBM SoC design blocks, including floorplanning, placement, clock tree synthesis, routing, optimization, timing closure, and physical verification. Analyzes timing, power, area, congestion, and signoff results while developing automation scripts and workflows using Python, Tcl, shell scripting, and AI-assisted tools. Collaborates with architecture, RTL, verification, DFT, and signoff teams on next-generation memory designs.
Top Skills: Ai-Assisted ToolsAsicCadence InnovusCadence TempusClock Tree SynthesisDrcLarge Language ModelsLvsParasitic ExtractionPerlPhysical VerificationPythonRtl-To-GdsiiShell ScriptingSiemens CalibreStatic Timing AnalysisSynopsys Icc2Synopsys PrimetimeTclVlsi
7 Days Ago
In-Office
El Segundo, CA, USA
99K-162K Annually
Junior
99K-162K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and implement ASICs for mission-critical aerospace and space applications. Responsibilities include synthesis, static timing analysis, timing constraint management, floorplanning, power and timing convergence, equivalence checking, ECOs, chip integration, signoff, tapeout, and automation. The role collaborates with RTL, verification, DFT, architecture, and external backend teams while troubleshooting cross-domain timing issues and improving physical design methodologies.
Top Skills: AsicClock Tree SynthesisCpfDftEcoEda ToolsFloorplanningLogic SynthesisPerlPhysical DesignPhysical VerificationPlace And RoutePythonSocStatic Timing AnalysisTclUpf
2 Days Ago
In-Office
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Own end-to-end physical design execution for large SoC blocks, from synthesis through place-and-route and RTL-to-GDS implementation. Lead clock construction and CTS, timing and physical signoff, EMIR, formal equivalence, low-power verification, methodology optimization, and tool-flow improvements. Collaborate with CAD, RTL, DFT, architecture, power, performance, technology, and external teams to deliver advanced-node production silicon while optimizing power, performance, and area.
Top Skills: CadClock Tree Synthesis (Cts)Design-For-Test (Dft)EmirFormal EquivalenceGdsLow-Power VerificationPhysical VerificationPlace-And-RouteRtlSemiconductor DesignSoc DesignSynthesisTiming Signoff

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account