System Canada Technologies Logo

System Canada Technologies

Physical Design Engineer

Reposted 3 Months Ago
Be an Early Applicant
In-Office
Irvine, CA, USA
Mid level
In-Office
Irvine, CA, USA
Mid level
Perform full-chip and block-level physical design from netlist handoff to GDS tapeout: floorplanning, place-and-route, CTS, timing closure, physical verification, IR/crosstalk/EM analysis, automation via TCL/Perl, and collaborate with logic designers on complex SoCs using low-power techniques.
The summary above was generated by AI
Company Description

SCT resources have a broad range of skills in different technologies. The large skill-set has been made possible by a conscious focus on strengthening our skills base. Every person selected for our team brings something new, something that adds to our offerings. We learn continuously, both on the job and through formal training programs.

Job Description

Job Description:

Physical design implementation at block or top level, low power techniques and timing closure


Job Duties Include:

- Will own all parts of the physical design process from netlist handoff to tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Verify effects of crosstalk, IR drop and electromigration

- Very comfortable writing scripts in TCL and Perl to achieve higher performance and productivity through automation

- Work very closely with logic designers, who are members of this same group, to build complex SOC's


Job Requirements:

- BSEE with 6+ (or MSEE with 3+) years related experience;

- Physical design knowledge, from netlist handoff to GDS tapeout including floorplanning, place and route, clock tree synthesis, timing closure and physical verification

- Experience with 45nm or 28nm technology

- Experience with low power techniques

- Experience with TCL and Perl

- Excellent communication and presentation skills

- Well organized, methodical and detail oriented

Similar Jobs

9 Days Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
Yesterday
In-Office
Entry level
Entry level
Semiconductor • Renewable Energy
Own end-to-end physical design and implementation flows from RTL to GDS for high-performance, low-power semiconductor and SoC designs. Responsibilities include synthesis, floorplanning, place and route, clock-tree synthesis, timing and power closure, EM/IR analysis, physical verification, DRC/LVS, methodology development, automation, and collaboration with microarchitecture teams to optimize power, performance, and area.
Top Skills: Clock Tree SynthesisDrcEm/Ir AnalysisFloorplanningFusion CompilerIccLvsPhysical Design ValidationPlace And RoutePrimetimeRtlScriptingStatic Timing AnalysisSynopsys Design CompilerSynthesisSystemverilog
Yesterday
In-Office
131K-265K Annually
Senior level
131K-265K Annually
Senior level
Biotech
Own hierarchical physical design and full-chip implementation from RTL handoff through tapeout for advanced-node, multi-die 3DIC products. Lead synthesis, floorplanning, placement, clock-tree synthesis, routing, timing closure, physical verification, and EM/IR signoff. Drive thermal, mechanical, warpage, stress, and power-integrity analysis for stacked-die systems. Develop automated PnR and signoff methodologies while collaborating with packaging, design, DFT, verification, and CAD teams.
Top Skills: 2.5D3DicAnsys Redhawk-ScAocvCadence CelsiusCadence GenusCadence InnovusCadence Integrity 3D-IcCadence TempusCadence VoltusChipletsDfmDrcEm/IrGdsiiHybrid BondingInterposersLvsMmmcOcvPocvPythonRtlSiemens CalibreStatic Timing AnalysisSynopsys 3Dic CompilerSynopsys Fusion CompilerSynopsys Icc2Synopsys PrimetimeSynopsys StarrcTclTsvΜbumps

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account