Ouster Logo

Ouster

FPGA Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Francisco, CA
134K-200K Annually
Junior
In-Office
San Francisco, CA
134K-200K Annually
Junior
Develop and verify RTL for next-generation LiDAR FPGA systems, including simulation, testbench development, synthesis, timing closure, system integration, and real-time sensor optimization. Implement low-level logic for FPGA-based SoCs, support hardware debugging and board bring-up, participate in design reviews, and collaborate with firmware and software teams. The role is onsite in San Francisco.
The summary above was generated by AI

At Ouster, we build sensors and tools for engineers, roboticists, and researchers, so they can make the world safer and more efficient. We've transformed LIDAR from an analog device with thousands of components to an elegant digital device powered by one chip-scale laser array and one CMOS sensor. The result is a full range of high-resolution LIDAR sensors that deliver superior imaging at a dramatically lower price. Our advanced sensor hardware and vision algorithms are used in autonomous cars, drones and many other applications. If you’re motivated by solving big problems, we’re hiring key roles across the company and need your help!

As an FPGA Design Engineer on the firmware team, you will contribute directly to the RTL development, verification, and testing that powers our next-generation lidar systems. Working alongside a team of talented engineers, you will implement low-level logic, assist with system integration, and help optimize real-time sensor performance. This role spans core FPGA development, simulation, and software-hardware integration, offering a strong opportunity to build deep technical expertise in a fast-paced environment. In addition, you will work closely with the broader firmware team to collaborate on design reviews and align on technical execution. Strong communication and a desire to learn are required for our entire team! Come build lidar with us!

This is an onsite position based in our San Francisco, CA office. 

BASIC QUALIFICATIONS:
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or equivalent.
  • 2+ years of experience in FPGA development including HDL code development, simulation, test bench development, synthesis, and timing closure.
  • High proficiency in SystemVerilog or Verilog
  • Proficiency in C or C++ programming languages.
  • Hands-on experience with FPGA toolchains for AMD Xilinx (Vivado) or Intel/Altera (Quartus).
  • Experience developing logic for FPGA-based SoC devices (such as Xilinx Zynq or Intel Arria) using bus interconnects like AXI.
  • Experience with version control tools such as Git using best practices.
BONUS QUALIFICATIONS:
  • Experience using lab tools (logic analyzers, oscilloscopes) for hardware debugging and board bring-up.
  • Experience with High-Level Synthesis (HLS) or Vitis tools.
  • Experience with DSP and algorithm development.
  • Experience with modern verification methodologies like UVM.
  • Experience in Linux environments with scripting in Python, TCL, or Bash.
  • Experience with industrial safety systems and Functional Safety development processes.

The base pay will be dependent on your skills, work experience, location, and qualifications. This role may also be eligible for equity & benefits. ($133,600-$200,00)

We acknowledge the confidence gap at Ouster. You do not need to meet all of these requirements to be the ideal candidate for this role.

Ouster is an Equal Employment Opportunity employer that pursues and hires a diverse workforce. Ouster does not make employment decisions on the basis of race, color, religion, ethnic or national origin, nationality, sex, gender, gender-identity, sexual orientation, disability, age, military status, or any other basis protected by local, state, or federal laws. Ouster also strives for a healthy and safe workplace, and prohibits harassment of any kind. Pursuant to the San Francisco Fair Chance Ordinance, Ouster considers qualified applicants with arrest and conviction records for employment. If you have a disability or special need that requires accommodation, please let us know.


 

Similar Jobs

20 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use SystemVerilog/UVM or VHDL verification environments for FPGA and ASIC systems supporting electronic warfare applications. Create constrained-random, self-checking testbenches, test plans, verification IP, and coverage-driven test strategies. Analyze metrics, improve test effectiveness, contribute to verification methodologies, collaborate with distributed engineering teams, and execute multiple projects to schedule. The role is full-time onsite.
Top Skills: AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
11 Days Ago
In-Office
El Segundo, CA, USA
146K-223K Annually
Senior level
146K-223K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Own ASIC, FPGA, and SoC verification activities across aerospace programs. Develop SystemVerilog and UVM environments, reusable verification infrastructure, and UVCs; support planning, simulation, debugging, integration, requirements traceability, coverage, metrics-driven closure, and delivery. Lead verification efforts, troubleshoot across RTL and system boundaries, mentor engineers, assess completeness, and coordinate technical workstreams. The role is fully onsite and requires eligibility for a U.S. Secret clearance.
Top Skills: AsicFpgaRtlSocSystemverilogUvm
19 Days Ago
In-Office
El Segundo, CA, USA
99K-162K Annually
Senior level
99K-162K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and execute ASIC, FPGA, and SoC design verification activities using simulation, SystemVerilog, UVM, coverage analysis, debugging, requirements traceability, reusable verification infrastructure, and UVCs. Support integration and system-level investigations, contribute to coverage closure, communicate risks and dependencies, and progressively own verification scope of moderate complexity. Level II engineers develop independence, while Level III engineers independently manage assigned verification scope.
Top Skills: AsicFpgaOopRtlSimulationSocSystemverilogUvcUvm

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account