Lead FPGA firmware design and integration on AMD/Xilinx SoC and ACAP platforms. Develop custom IP cores, high-speed interfaces (PCIe, Ethernet, SerDes), streaming DMA systems, and perform hardware/software integration, verification, and test-stand development for flight-ready missile defense systems.
Long Wall Company was created in 2024 to accelerate missile defense technology for the U.S. and our allies. We specialize in ballistic missile defense and are developing Cyclops, a low-cost, mass-producible interceptor. We also produce containerized launchers and offer low-cost targets for threat replication. The future of global security depends on defensive technology that redefines cost, magazine depth, and distribution to deter and defend against evolving threats. Join us.
WHAT WE LOOK FOR
Mission-Driven Problem Solvers – The problems in missile defense demand ingenuity. We want engineers who approach challenges with curiosity, embrace failure as a learning opportunity, and stay focused on delivering the best solution for the mission.
Total Ownership – We seek engineers who take full responsibility for delivering flight-ready work while recognizing that no one succeeds alone. The best engineers make their teammates better, knowing that complementary skills create force multiplication and drive mission success.
FPGA Design Engineer DESCRIPTION
As a Firmware/FPGA Engineer, you will lead the design, development, and integration of FPGA-based embedded systems at Long Wall to support our launch operations and test infrastructure. You will have the opportunity to be a key member of a small team of hardware, software, and systems engineers working to develop innovative high-performance data acquisition and processing solutions that enable the rapid deployment of Long Wall launch and test systems. This individual will be responsible for FPGA firmware development from concept to production, including custom IP core design, high-speed interface implementation, hardware/software integration, and test stand FPGA development, ensuring alignment with strategic business goals. This is a role that contributes to every mission and every flight we fly as we continue to reimagine the future of missile defense systems.
RESPONSIBILITIES:
- Design, implement, and verify FPGA firmware for (Xilinx) AMD-based systems, including SoC and ACAP architectures
- Debug and validate firmware through hardware-in-the-loop testing and system integration
- Collaborate with hardware engineers to define FPGA I/O requirements and board-level interfaces
- Collaborate with software engineers to design CPU driver interfaces for custom IP cores
- Create and maintain technical documentation, including design specifications, timing reports, and test plans
- Contribute to architecture decisions for FPGA/embedded systems and participate in design reviews.
BASIC QUALIFICATIONS:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
- 5+ years of hands-on FPGA development experience with AMD/Xilinx platforms
REQUIRED SKILLS AND EXPERIENCE:
- Expert-level knowledge of Xilinx FPGA architectures and Zynq SoC platforms
- Strong understanding of digital design principles, timing analysis, and clock domain crossing techniques
- Experience with Xilinx Vivado design suite for synthesis, implementation, and debugging
- Demonstrated ability to bring FPGA designs from concept through production
- Extensive experience with troubleshooting designs and resolving integration issues.
- Excellent communication and presentation skills.
- Proficiency in HDL languages (VHDL and/or Verilog/SystemVerilog)
- Proven experience with Vivado and Vitis toolchains, including IP integration, timing constraints, and build automation
- Experience developing custom IP cores with register interfaces, interrupt generation, and DMA engine integration
- Understanding of high-speed serial interfaces (SerDes/SERDES) and multi-gigabit transceiver architectures
- Strong knowledge of streaming video/data architectures, including buffering strategies, flow control, and memory management
- Implementation of high-speed communication protocols: PCIe (Gen 1/2/3/4/5), 1G/10G/25G Ethernet MAC/PHY layers (SGMII, RGMII, UXSGMII)
- Design and optimization of streaming DMA architectures and high-throughput data paths
- Multi-clock domain design, including proper CDC (Clock Domain Crossing) techniques and metastability mitigation
- Ability to collaborate with software engineers on hardware/software interfaces, including memory-mapped register design and interrupt architecture
- Strong debugging skills using Vivado ILA, VIO, and hardware test equipment (oscilloscopes, logic analyzers)
- Proficiency with version control systems (Git) and CI/CD workflows for FPGA development
PREFERRED SKILLS AND EXPERIENCE:
- Master's degree in electrical engineering, computer engineering, or related field
- Develop high-performance data paths and interfaces, including PCIe, Ethernet, and streaming DMA systems
- Experience with Versal ACAP systems and Network-on-Chip (NoC) design requirements and profiling
- Experience with Xilinx High-Level Synthesis (HLS) for algorithm acceleration
- Experience with Versal AI Engine development and optimization
- Knowledge of AXI/AXI-Stream protocols and custom IP core development
- Experience with video processing pipelines, frame buffering, and line buffering architectures
- Understanding of driver development concepts and register-level programming interfaces
- Familiarity with embedded Linux and Xilinx PetaLinux for Zynq systems
- Experience with signal processing algorithms and DSP optimization on FPGAs
- Understanding of power optimization techniques for FPGA designs
- Python/TCL scripting for design automation and verification
- Exposure to functional verification methodologies and simulation tools (ModelSim, Vivado Simulator)
- Experience with board bring-up and hardware/software co-design
- Experience with hardware-in-the-loop (HIL) test methodologies and integration
ADDITIONAL REQUIREMENTS:
- Ability to sit or stand for extended periods of time
- Ability to use a computer to complete assignments
- Ability to communicate with individuals and groups in person, by phone and telepresence
- Ability to pick up to 12lbs
- While performing the duties of this job, the employee will typically work in an office environment
ITAR Requirement
This position requires access to information protected under US export control laws, including the International Traffic in Arms Regulations and/or the Export Administration Regulations. As such, US person status (including US citizens, U.S. permanent residents, individuals granted U.S. asylum status, or individuals admitted in U.S. refugee status) is a required qualification for this position.
Equal Opportunity Employer
We are an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, protected veteran status, disability, genetics, or citizenship status (when otherwise legally authorized to work and access export-controlled data) and will not be discriminated against on the basis of such characteristics or any other status protected by the laws or regulations in the locations where we operate. We encourage applicants of all ages.
Similar Jobs
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use SystemVerilog/UVM or VHDL verification environments for FPGA and ASIC systems supporting electronic warfare applications. Create constrained-random, self-checking testbenches, test plans, verification IP, and coverage-driven test strategies. Analyze metrics, improve test effectiveness, contribute to verification methodologies, collaborate with distributed engineering teams, and execute multiple projects to schedule. The role is full-time onsite.
Top Skills:
AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Own ASIC, FPGA, and SoC verification activities across aerospace programs. Develop SystemVerilog and UVM environments, reusable verification infrastructure, and UVCs; support planning, simulation, debugging, integration, requirements traceability, coverage, metrics-driven closure, and delivery. Lead verification efforts, troubleshoot across RTL and system boundaries, mentor engineers, assess completeness, and coordinate technical workstreams. The role is fully onsite and requires eligibility for a U.S. Secret clearance.
Top Skills:
AsicFpgaRtlSocSystemverilogUvm
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and execute ASIC, FPGA, and SoC design verification activities using simulation, SystemVerilog, UVM, coverage analysis, debugging, requirements traceability, reusable verification infrastructure, and UVCs. Support integration and system-level investigations, contribute to coverage closure, communicate risks and dependencies, and progressively own verification scope of moderate complexity. Level II engineers develop independence, while Level III engineers independently manage assigned verification scope.
Top Skills:
AsicFpgaOopRtlSimulationSocSystemverilogUvcUvm
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
