Design and integrate RTL digital logic for image sensor and ISP systems. Responsibilities include chip architecture, sensor timing, image data paths, PPA optimization, physical design collaboration, DFT, verification, chip integration, silicon bring-up, debugging, and image quality tuning. The role requires collaboration with analog, digital, algorithm, application, and physical design teams throughout production readiness.
Key Responsibilities:
- Design and implement sensor timing control logic and contribute to ISP system-level integration
- Participate in chip-level architecture definition, including analog interfaces, control logic, image data processing pipelines, and power/performance/area (PPA) trade-offs
- Integrate and validate ISP data paths based on PRD, design specifications, and overall SoC architecture
- Collaborate closely with CIS project leads and sensor digital/analog engineers for system integration and validation
- Work with physical design teams on floor planning, timing closure, and DFT implementation
- Perform full-chip integration and verification
- Support chip bring-up, validation, and silicon debugging
- Collaborate with algorithm and application engineers on image tuning, optimization, and qualification
- Support silicon validation, debugging, and image quality tuning through production readiness
Minimum Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a closely related field, or equivalent practical experience
- At least 2 years of hands-on experience designing RTL digital logic using Verilog/System Verilog, or equivalent industry experience
- Proficiency with scripting languages such as Python or Perl to support design, verification, and automation workflows
- Experience analyzing and optimizing area, power, and performance (PPA) trade-offs in digital designs
Preferred Qualifications
- Master’s degree or PhD in Electrical Engineering, Computer Engineering, or a related discipline
- Strong background in image sensor and camera system design or integration
- Experience with high-speed MIPI interfaces (e.g., CSI-2 / D-PHY / C-PHY)
- Practical experience with Image Signal Processing (ISP) architectures and pipelines
Annual base salary for this role in California, US is expected to be between $110,600 - $140,000. Actual pay will be determined on several factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability
EOE/Minorities/Females/Vet/Disability
OMNIVISION Irvine, California, USA Office
Innovation Office Park 150 Progress, Irvine, CA, United States, 92618
Similar Jobs
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Design and develop ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements and architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing closure, CDC analysis, verification collaboration, integration, and system troubleshooting. Lead and Senior engineers provide technical leadership, subsystem ownership, mentoring, and cross-functional coordination.
Top Skills:
AsicCdcComputer ArchitectureDigital Logic DesignFpgaHdlRtlSocStatic Timing Analysis
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Designs and supports ASIC, FPGA, and mixed digital systems for aerospace and defense programs. Responsibilities include requirements development, architecture support, HDL/RTL development, simulation, debugging, synthesis, FPGA implementation, timing analysis, verification collaboration, integration, troubleshooting, and technical status communication. The role may involve owning functional blocks, supporting subsystem efforts, and contributing to cross-functional technical leadership depending on experience level.
Top Skills:
AsicClock-Domain Crossing (Cdc)FpgaHdlRtlSocStatic Timing AnalysisVlsi
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own chip architecture, RTL design, synthesis, timing closure, CDC strategy, IP integration, verification coordination, documentation, and tape-out sign-off for high-speed PHY-adjacent ASICs. Lead a small senior team through architecture, implementation, validation, and foundry handoff while coordinating physical design, analog, verification, and external IP vendors.
Top Skills:
AsicAtpgBoundary ScanCadence GenusClock Domain CrossingDdrDftDveI2CJaspergold CdcOtp/Fuse-Based CalibrationPrbsPrimetimeRtlScan InsertionSdcSerdesSpyglassStatic Timing AnalysisSynopsys Design CompilerSystemverilogTempusVcsVerdiXcelium
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
