Broadcom Logo

Broadcom

ASIC Verification Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Irvine, CA, USA
101K-162K Annually
Mid level
In-Office
Irvine, CA, USA
101K-162K Annually
Mid level
Design and execute block- and chip-level verification for high-speed interconnect ASICs. Build SystemVerilog UVM testbenches, validate IEEE Ethernet protocols, understand chip architecture, and create scripts/tools to improve verification efficiency. Collaborate with architecture, firmware, physical and layout teams throughout product development.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

High Speed Interconnect Product (HSIP) Group

Broadcom is a global leader and innovator in semiconductor solutions for wired and wireless communications. The High Speed Interconnect Product (HSIP) line of business produces the industry’s lowest power and highest performance (100Gbps to 400Gbps) highly integrated physical layer transceivers (PHYs) to meet the increasing demand in AI data center, enterprise network performance and server virtualization.

We are looking for a bright, motivated, innovative, and hardworking recent graduate with MS degree, or BS with a minimum of 3 years of experience to join our top notch engineering team. Here you will utilize the technical skills you already learned at school and develop new skills in the verification of communication ASICs with leading edge technologies and tools. You will work closely with marketing, architecture, firmware, physical and layout teams on full product development cycle from definition to production. You will be challenged and gain valuable experience towards developing a successful career in ASIC.

Job responsibilities include:

• Develop thorough understanding of IEEE Ethernet protocols.

• Understand chip architecture, microarchitecture and design specification.

• Develop advanced verification environment and testbench components in SystemVerilog UVM.

• Participate in block level and chip level verification tasks.

• Infrastructure work including developing scripts and tools for efficiency and quality improvements.

Job Requirements:

• Bachelors in Engineering and 5+ years of related experience, or recent grad with Masters or PhD degree in Engineering

• Design/Verification experience, or equivalent experience.

• Logic design, Electronic circuit design and related course work to provide a broad background in the area of ASIC design and verification.

• Proficiency with HDL language such as Verilog, SystemVerilog or VHDL is a must.

• Proficiency with C/C++ programming language and hands-on exposure to Object Oriented Programming is a big plus.

• Proficiency with scripting in various languages such as Python, PERL, TCL is a big plus.

• Self-motivated, good communicator, quick learner and good team player.

• Display positive attitude and demonstrate flexibility in day-to-day work.


Compensation and Benefits


The annual base salary range for this position is USD 101,000.00 To USD 162,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Broadcom Irvine, California, USA Office

5300 California Ave. (Buildings 1-8), Irvine, CA 92617, Irvine, United States, 92617

Broadcom Los Angeles, California, USA Office

Los Angeles, United States

Broadcom Santa Clarita, California, USA Office

Santa Clarita, United States

Similar Jobs

Yesterday
In-Office or Remote
Senior level
Senior level
Artificial Intelligence • Big Data • Cloud • Hardware
Lead verification closure for complex ASICs, including blocks, subsystems, and SoCs. Define verification strategies, develop UVM/SystemVerilog testbenches, execute functional testing, analyze coverage, debug RTL failures, and drive bug resolution. Collaborate with design, software, emulation, hardware, and silicon-validation teams. Mentor engineers, enforce verification standards, and promote AI tools to improve team productivity. Networking hardware, Ethernet, TCP/IP, RDMA/RoCE, and IPSec verification experience is preferred.
Top Skills: Ai ToolsAsicEthernet Mac/PcsGitIpsecPerlPythonRdma/RoceRtlShell ScriptingSocSvnSystemverilogTclTcp/IpUdpUvmVcsVerdi
2 Days Ago
Hybrid
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify NVIDIA GPU ASIC designs across architecture, microarchitecture, and implementation using UVM-based methodologies. Develop testbench infrastructure, apply random stimulus, functional coverage, and assertion-based verification, debug simulations, and collaborate with architects, designers, and pre- and post-silicon verification teams. The role requires SystemVerilog, C++, simulation and debug tools, computer architecture knowledge, and strong analytical skills.
Top Skills: C++DebussyGdbSystemverilogUvmVcs
6 Days Ago
In-Office
100K-190K Annually
Entry level
100K-190K Annually
Entry level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify NVIDIA ASIC, SoC, and GPU designs, architectures, microarchitectures, memory subsystems, firmware, and hardware-software interactions. Develop verification infrastructure using reusable components, random stimulus, functional coverage, assertions, and UVM-equivalent methodologies. Collaborate with architects, designers, and software engineers while debugging complex issues. Preferred experience includes high-speed I/O, memory coherence, embedded firmware, microcontrollers, RISC-V, and verification planning.
Top Skills: CDebussyGdbRisc-V AssemblySystemverilogUvmVcs

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account