Niobium Logo

Niobium

ASIC Design Verification Engineer

Posted 5 Days Ago
Remote
Hiring Remotely in United States
Senior level
Remote
Hiring Remotely in United States
Senior level
The Senior Design Verification Engineer will verify complex SoC and RTL designs using SystemVerilog and UVM. Responsibilities include developing test plans, testbenches, tests, and coverage metrics; running simulations; analyzing failures; debugging RTL; documenting verification results; and collaborating with internal teams, vendors, and contractors. The role also leads technical projects and mentors junior engineers. Experience with gate-level simulation, Cadence verification tools, ASIC flows, and programming languages is required.
The summary above was generated by AI

SoC Engineer - Design Verification Engineer

At Niobium Microsystems, we develop high performance SoC products to enable the secure collection, processing, and distribution of critical data. We are a trusted partner for DoD and commercial customers whose solutions require lower power, higher efficiency, and proven security.

Founded as a 2021 spinout from a world-class security and computing systems R&D company, our team combines decades of experience in advanced semiconductor design with experience in advanced cryptography. Niobium is headquartered in Dayton, Ohio with remote employees across the US.  We will not be limited by geography within the United States for the right candidate.

Our values are at the heart of every decision we make and we understand that each member of our talented team is the key to our on-going success. For those reasons, we've designed a highly competitive benefits program to support employees and their families. These include: 

  • Competitive salaries scaled based on experience
  • Employer paid health care
  • Employer contribution to health savings account
  • Flexible time off
  • Flexible work location with remote options
  • 401K employer match

POSITION DESCRIPTION /

Niobium Microsystems is seeking a talented and motivated Senior Design Verification Engineer to join our expanding team. The ideal candidate will have hands-on experience performing functional verification of complex SoCs using SystemVerilog and Universal Verification Methodology (UVM).

As an SoC Verification Engineer, you will collaborate with a small, highly skilled team of in-house engineers, and multiple global teams of contractors and vendors. Your primary responsibilities will include developing test plans, writing testbenches and tests, and debugging any bugs found with the RTL team. We value individuals who possess strong problem-solving abilities and are eager to learn new processes and tools.

 

JOB RESPONSIBILITIES /

Primary Responsibilities:

  • Develop and execute test plans for RTL designs using SystemVerilog and UVM
  • Create and maintain testbenches, test cases, and test vectors
  • Contribute to the development of novel methodologies and verification techniques
  • Lead technical projects and mentorship of junior team members and contractors.
  • Work with 3rd party vendors to collaborate on and adhere to verification quality delivery milestones 
  • Run simulations to verify design against specifications. Analyze results, identify issues, and debug designs
  • Implement coverage tracking and metrics
  • Document plans, environments, test cases, and all results for a comprehensive record of all verification strategies

DESIRED SKILLS & EXPERIENCE /

Required Skills:

  • Bachelor’s degree in Electrical or Computer Engineering, Computer Science, or related field
  • Minimum of 8 years of hands-on experience in SoC verification using UVM
  • Experience in gate level simulation setup and process corner failure analysis
  • Experience using Cadence verification tools such as Xcelium, Simvision, and Jasper
  • Experience writing and debugging RTL using SystemVerilog
  • Experience with analyzing code and functional coverage and to improve testing for corner cases.
  • Programming experience using C, C++, and/or Python/Perl
  • Familiarity with digital design concepts and ASIC development flow
  • Strong analytical and problem-solving skills
  • Ability to multi-task and prioritize in a fast-paced environment; managing multiple complex, multidisciplinary tasks and projects
  • Ability to work collaboratively across teams and communicate effectively
  • Attention to detail and remarkable eye for accuracy
  • Willingness to learn and develop new skills

Preferred Skills:

  • Experience verifying RISC-V based systems
  • Experience verifying high-speed interfaces such as PCIe and DDR
  • Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines
  • Experience with emulation or FPGA prototyping
  • Experience with formal verification methodologies
  • Familiarity with the Chisel hardware description language

CONTACT /

[email protected]

444 E 2nd Street, Suite 250, Dayton, OH 45402

niobiummicrosystems.com

Similar Jobs

12 Hours Ago
Remote
United States
190K-285K Annually
Expert/Leader
190K-285K Annually
Expert/Leader
Defense • Manufacturing
Leads verification of custom ASIC and SoC designs across block, subsystem, and full-chip levels. Develops SystemVerilog/UVM environments, assertions, coverage models, constrained-random tests, regressions, and CI pipelines. Drives failure analysis, coverage closure, design-for-verification practices, and post-silicon validation. Collaborates with architecture, RTL, DFT, firmware, physical design, and silicon teams, while managing complex systems, external verification partners, and methodology improvements.
Top Skills: AhbApbAsicAxiCC++Ci/CdDftFormal VerificationGate-Level SimulationGitPerlPythonQuestaRtlSimvisionSocSystemverilogSystemverilog Assertions (Sva)TclUvmVcsVerdiXcelium
12 Hours Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Verify custom ASIC designs across block, subsystem, and full-chip environments using SystemVerilog, UVM, assertions, constrained-random testing, formal verification, and coverage analysis. Manage simulations, regressions, CI pipelines, and coverage closure; debug failures and collaborate with architecture, RTL, firmware, DFT, physical design, and silicon validation teams. Support silicon bring-up, post-silicon validation, verification methodology improvements, and external verification partners.
Top Skills: AhbApbAsicAxiCC++Ci/CdFormal VerificationGitPerlPythonQuestaRtlSimvisionSocSystemverilogSystemverilog Assertions (Sva)TclUvmVcsVerdiXcelium
One Month Ago
In-Office or Remote
Senior level
Senior level
Artificial Intelligence • Big Data • Cloud • Hardware
Develop and maintain AI-based ASIC verification automation flows, regression infrastructure, dashboards, reporting tools, and triage automation. Build scripts and integrations using Python, Perl, Tcl, shell scripting, and Make. Support simulation, coverage, lint, formal, emulation, continuous integration, EDA tool integration, and distributed compute infrastructure. Debug automation, tool, runtime, licensing, queue, and workflow issues while improving verification reliability, reproducibility, and efficiency across geographically distributed engineering teams.
Top Skills: Asic VerificationContinuous IntegrationEda ToolsGitGithub ActionsLinuxMakePerlPythonShell ScriptingSystemverilogTclUvm

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account