Fairchild Imaging, Inc. Logo

Fairchild Imaging, Inc.

Analog IC Design Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA
120K-160K Annually
Senior level
In-Office
San Jose, CA
120K-160K Annually
Senior level
Design, simulate, test, and optimize precision analog CMOS integrated circuits, including amplifiers, oscillators, regulators, data converters, and related building blocks. Perform schematic and post-layout simulations, parasitic extraction, physical layout, floor planning, and DRC/LVS/ERC verification. Collaborate on performance, power, area, manufacturability, image sensor, and mixed-signal integration requirements.
The summary above was generated by AI

Fairchild Imaging, headquartered in San Jose, California is a specialty image sensor design and manufacturing company with deep experience in developing leading edge performance CMOS image sensors. Our portfolio of image sensors can be found in many high-performance imaging applications like space exploration, medical x-ray, sciences, quantum computing, machine vision, low light, and 360 situational awareness.

Analog IC Design Engineer 

We are seeking an experienced Integrated Circuit Engineer who is responsible for designing, simulating, and testing analog circuits using CMOS technology. This role requires ability to work on building blocks such as amplifiers, oscillators, and data converters. The role involves collaborating with other engineers to ensure that the circuits meet performance, power, and area requirements, as well as troubleshooting and optimizing designs for manufacturing. In addition, use specialized software tools for circuit simulation and layout verification.

Key Responsibilities

  • Develop precision analog building blocks.
  • Run schematic-level simulations, pre- and post-layout parasitic extractions.
  • Supervise or execute physical layout design.

Required Qualifications

  • BS in Electrical Engineering, or related field.
  • 3 to 8 years of industry experience working with deep-submicron CMOS processes (ranging from mature nodes like 180nm, 65nm down to 20nm
  • Deep understanding of CMOS device physics, analog microelectronics, feedback systems, stability, and low-noise design.
  • Expertise in building blocks like operational amplifiers, bandgap reference, LDOs (Low-Dropout regulators), oscillators (VCO, ring, LC tank), and data converters (ADCs/DACs, PLLs, LVDS, sLVDS, SerDes).
  • Proficiency in simulation and layout software, primarily Cadence (Virtuoso, Spectre, AMS) and Spice.
  • Understanding IC layout constraints, floor planning, and running DRC (Design Rule Checking), LVS (Layout Versus Schematic), and ERC (Electrical Rule Checking).

Preferred Qualifications

  • CMOS image sensor design or sensor readout electronics.
  • Experience with Stacked chips and/or 1D-2D Stitching.
  • Mixed-signal integration with digital blocks.
  • Low-noise and low-power design.

Fairchild Imaging provides our employees with a range in benefits offerings that includes:

  • 9/80 Schedule - You get every other Friday off!
  • Medical, Dental and Vision coverage with multiple plan offerings
  • Health Savings Account with an employer contribution annually
  • 401(k) retirement plans with Employer matching
  • Tuition Reimbursement
  • Generous Paid Time Off policy 

The compensation salary range for this role is $120,000 to $160,000. Actual compensation packages are based on several factors that are unique to each candidate, including but not limited to skill set, depth of experience, education, certifications, and knowledge.



Fairchild Imaging is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Similar Jobs

15 Days Ago
In-Office
192K-269K Annually
Mid level
192K-269K Annually
Mid level
Aerospace
Design, simulate, characterize, and deliver Liberty timing models for custom analog-digital interface circuits. Perform SPICE-level simulations across PVT corners and parasitic conditions, extract timing behavior, validate models against transistor simulations and STA results, and develop characterization automation. Collaborate with analog, digital, verification, STA, physical design, and layout teams while documenting methodologies and supporting implementation and signoff flows.
Top Skills: Ade AssemblerAde ExplorerCadence LiberateCadence TempusCadence VirtuosoDspfEldoFastspiceFinesimFusion CompilerHspiceInnovusLiberty .LibPerlPythonShellSkillSolido Characterization SuiteSpectreSpefSpiceSynopsys PrimetimeSynopsys SiliconsmartSystemverilogTclVerilogVerilog-AXa
19 Days Ago
In-Office
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Lead advanced analog and mixed-signal IC design in CMOS and SiGe technologies, including filters, amplifiers, data converters, calibration, ESD, clocking, biasing, and power management. Use Spectre and AMS flows, oversee layout and verification, support tape-out, and collaborate on system architecture, validation, product engineering, and silicon characterization. The role also includes mentoring junior engineers and optimizing circuit performance, yield, and reliability for satellite communications systems.
Top Skills: AdcsAmsCmosDacsElectromigrationEsd ProtectionFinfetLdosMatlabRfSigeSpectreSystemverilog
19 Days Ago
In-Office
269K-377K Annually
Expert/Leader
269K-377K Annually
Expert/Leader
Aerospace
Lead the design and integration of advanced analog and mixed-signal ICs in CMOS and SiGe technologies. Responsibilities include developing filters, amplifiers, data converters, calibration, ESD, clocking, biasing, and power-management circuits; performing Spectre and AMS simulations; overseeing layout, floorplanning, verification, tape-out, silicon characterization, and production validation; collaborating with architects and engineers; and mentoring junior designers.
Top Skills: AmsCmosFinfetMatlabSigeSpectreSystemverilog

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account