InnoPhase IoT Logo

InnoPhase IoT

Sr. Staff/Staff Engineer, Digital Design

Posted 3 Days Ago
Be an Early Applicant
In-Office
San Jose, CA
Senior level
In-Office
San Jose, CA
Senior level
Design and architect digital subsystems for low-power IoT SoCs, implement RTL (SystemVerilog/Verilog), create testbenches and stimulus, manage multi-clock/power domains and timing closure, integrate security features (TrustZone, Secure Boot, PSA L2), and collaborate cross-functionally to deliver silicon to high-volume production.
The summary above was generated by AI

About InnoPhase IoT

If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you’ll find your playground at Innophase IoT.

We are looking for people seeking AWESOMENESS! If you’re good at what you do, you can work anywhere. If you’re the best at what you do, come work at Innophase IoT!

As a Sr. Staff/Staff Digital Design Engineer, you will be working with a team of design engineers to develop novel SoC products for connectivity and communication. You will also be a key contributor to product definition and resulting detailed device performance and functional requirements specifications. In addition to delivering high quality digital solutions, the team supports other disciplines with work product such as Verilog stimulus files, test benches for device bring up/characterization, test vectors for product manufacturing.

Key Responsibilities

  • Contribute to SoC architecture development for high-performance low-power IoT devices
  • Employ skills in SystemVerilog, Python, Tcl, UPF to bring designs from concept through architecture to silicon and, finally, high-volume production
  • Work cross-functionally with Systems/RF/software/firmware/verification/validation/operations teams
  • Support schedule and resource planning to deliver products to market on time
  • Help to define digital/system design and implementation methodologies and test strategies and flows

Job Requirements

  • Theoretical and practical knowledge of SoC architectures employing embedded processors
  • Familiarity with common bus architectures like AXI/AHB/APB/OBI
  • Deep RTL design knowledge (SystemVerilog)
  • Experience with multi-clock and multi-power domain systems and strategies to control and minimize power consumption
  • Understanding of timing constraints, static timing analysis and timing closure
  • Experience with Arm TrustZone, device lifecycle states, Secure Boot, and PSA Certified Level 2+ security.
  • MS/PhD EE/CS preferred 

Desirable Skills

  • You have an engineering mindset, and you believe that communication is key to growing a team stronger
  • Able to work effectively with incomplete or changing requirements

It is key to unleash the potential in every employee, every team, every leader, and the company herself. We know employees perform best when motivated, appreciated and recognized, and can be themselves. We are committed to building a culture where every voice can be heard, everyone has room for growth and can make meaningful contributions. At the end of the day, we want success not just for the company, but also for everyone who believes in the company, the vision, and the future.


Similar Jobs

24 Days Ago
In-Office
Irvine, CA, USA
136K-201K Annually
Senior level
136K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and implement synthesizable RTL (Verilog/SystemVerilog) for digital IP and subsystems. Perform linting, CDC and low-power checks, analyze timing/area/power tradeoffs, support synthesis and timing closure with physical design, debug via simulation/emulation/FPGA/silicon, participate in silicon validation, and mentor junior engineers.
Top Skills: Cdc (Clock Domain Crossing)Communication AlgorithmsDsp AlgorithmsEmulationFpga PrototypingLintingLow-Power Design ChecksPhysical DesignRtlSilicon Bring-UpSynthesisSystemverilogTiming ClosureUvmVerilog
24 Days Ago
In-Office
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Lead digital SoC integration and RTL design efforts, owning portions of chip design through tape-out. Perform RTL development in SystemVerilog, run functional and gate-level simulations, handle CDC, timing closure, clock/reset design, post-silicon debug, and collaborate across architecture, physical design, verification, DFT, and packaging. Deliver micro-architectural specs, develop automation, and use scripting (Python/Tcl) and EDA tools to accelerate development.
Top Skills: AhbApbArmAxiCdcChiCxlEda ToolsEthernetFunctional SimulationGate-Level SimulationNocPciePythonStatic Timing AnalysisSystemverilogTcl
24 Days Ago
In-Office
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and integrate SoC subsystems and internal processor IP from RTL through tape-out. Responsibilities include floorplanning, IP interconnection, static checks, CDC and timing closure, functional and gate-level simulations, post-silicon debug, automation development, and cross-disciplinary collaboration with verification, physical design, DFT, and packaging teams.
Top Skills: AhbAi ToolsApbArmAxiCdc (Clock Domain Crossing)ChiClock/Reset DesignCxlEda ToolsEthernetGate-Level SimulationNocPciePost-Silicon DebugPythonRtlSoc IntegrationStatic ChecksSystemverilogTclTiming Constraints

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account