Semtech Logo

Semtech

Sr. Digital IC Design Engineer

Reposted 22 Days Ago
Be an Early Applicant
In-Office
2 Locations
120K-216K Annually
Senior level
In-Office
2 Locations
120K-216K Annually
Senior level
The Sr. Digital IC Design Engineer will be responsible for designing, developing, and validating digital integrated circuit blocks, mentoring junior engineers, and supporting cross-functional teams in a hybrid work environment.
The summary above was generated by AI

Location: San Diego, CA (Hybrid) or Irvine, CA (Hybrid)

Our Team:

Semtech Corporation is a leading supplier of analog and mixed-signal semiconductors for high-end consumer, enterprise computing, communications, and industrial equipment. As our future market opportunities have increased in recent years, we have continued to invest in disruptive analog platforms and have created innovative new solutions for a wide range of leading edge products.

The Sensing Product Group located in our San Diego office has unique expertise in system level platform solutions for Sensing Products including Touch & Proximity. These are leading edge low power touch-interface solutions integrated with highly accurate ADCs for enhanced sensing performance. These ultra-small, feature-rich sensing systems are optimized for a wide range of battery-powered, portable applications such as smartphones, laptops, tablets, wearables, handheld devices and other consumer or ITA control applications.

Job Summary:

The Sr. Digital Integrated Circuit (IC) Design Engineer is responsible for designing, developing and validating a variety of digital integrated circuit blocks and systems. Ahead of detailed design, the Sr. Digital IC Design Engineer will actively participate in the definition of the chip, systems, and blocks including interactions with application, system, embedded firmware, analog, and cross functional teams.

The role also includes innovation & technical leadership, mentoring and supervision of junior engineers, pre-silicon and post-silicon validations or their supervision, support to application and production test engineers, and definition of test methodology.

Responsibilities:

  • Define, develop, verify and optimize complex digital circuits for low-power mixed-signal circuits. Design digital hardware functions and sub/full systems in RTL code using SystemVerilog, Verilog or VHDL. Collaborate with system design to create digital specification definition. Implement design for testability (scan chain, BIST, boundary scan) and diagnosis features to support hardware testing. Generate technical documentation and drive design reviews. (40%)

  • Define constraints, perform logic synthesis, implement or supervise physical design for timing closure, perform DFT insertion and create test vectors, perform static timing closure. (10%)

  • Support development of comprehensive verification plans and testbenches, including functional verification, RTL and gate-level simulations, timing analysis, and top verification. Define and implement pre-silicon digital hardware emulation and FPGA prototyping. (20%)

  • Support silicon lab evaluation, performance characterization and debug. (10%)

  • Interface with system, embedded firmware, analog, verification and cross functional teams. (10%)

  • Mentor and supervise junior engineers. (5%)

  • Technical support to test, product and application engineers. (5%)

Minimum Qualifications:

  • 10+ years of industry experience in digital integrated circuit design

  • B.S. or M.S. in Electrical or Computer Engineering

  • Strong analytical, synthesis and problem solving skills

  • In-depth knowledge and experience in digital IC development for mixed-signal ICs, frontend-to-backend flow, timing closure, HW-SW architectures and co-design, data path, signal processing, low-power techniques, constraints development, timing analysis, system trade-offs (power, speed, hardware resources, area)

  • Strong background with MCU based hardware systems (ARM, RISC-V, PIC, STM32) with memories, digital micro-architecture, interfaces, and dedicated hardware peripherals

  • Proficiency in SystemVerilog/Verilog/VHDL, scripting languages (Python, Perl, tcl), debugging capabilities, and industry leading digital EDA tools (Synopsys, Cadence, Siemens)

  • Knowledge of verification methodologies and tools (SystemVerilog, UVM/OVM, formal verification)

  • Demonstration of technical leadership and innovation

  • Experience with standard hardware protocols (I2C, I3C, SPI, MIPI)

  • Hands-on experience with development boards, FPGAs, logic analyzers, oscilloscopes, supplies, multimeters and the associated measurement methods

  • Independent, self-motivated, rigorous, innovating, team player and able to follow through

  • Excellent verbal and written communication skills

  • Knowledge of system-level aspects: signal processing, mixed-signal, embedded firmware, analog, modelling, test and application

Desired Qualifications

  • Experience with system design methods & tools, Matlab, etc.

  • Experience with consumer and/or ITA market circuit developments

The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.

All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.

We are proud to be an EEO employer M/F/D/V. We maintain a drug-free workplace.

A reasonable estimate of the pay range for this position is $120,000 - $216,000.  There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee’s total compensation package.

#LI-hybrid

#LI-RB1

Top Skills

Arm
Cadence
Digital Eda Tools
I2C
I3C
Mipi
Perl
Pic
Python
Risc-V
Siemens
Spi
Stm32
Synopsys
Systemverilog
Tcl
Verilog
Vhdl
HQ

Semtech Camarillo, California, USA Office

200 Flynn Road, Camarillo, CA, United States, 93012

Similar Jobs

2 Days Ago
In-Office
Santa Clara, CA, USA
169K-253K Annually
Senior level
169K-253K Annually
Senior level
Semiconductor
As a Senior Principal Digital IC Design Engineer, you will develop ASICs, ensure design quality, and mentor junior engineers. Lead RTL development and collaborate on verification activities.
Top Skills: Cdc)Design CompilerEsun)I2CI3CMdioPciePhy/Mac Layer Communication Protocols (EthernetPrimetimeRtl DesignSmbusSpiSueSynthesisTiming ClosureUa LinkUnix-Based Eda Tools (VcsVerification
7 Hours Ago
In-Office
Santa Clara, CA, USA
169K-253K Annually
Senior level
169K-253K Annually
Senior level
Semiconductor
Design micro-architecture for chips, implement low-power RTL, collaborate on verification and physical design, and support silicon bring-up.
Top Skills: AxiD2DEthernetHbmPciePerlPythonRtlSystem VerilogTclUnix Shell
13 Days Ago
Hybrid
3 Locations
Senior level
Senior level
Artificial Intelligence • Internet of Things
Design and verify digital controllers for high-performance data converters, including coding in Verilog, behavioral modeling, and customer support.
Top Skills: Cadence EncounterCmosMatlabSystemverilogVerilog

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account