Remote 12-month contract RTL Design Engineer to own micro-architecture and RTL implementation for complex digital blocks. Requires SystemVerilog/Verilog expertise, memory controller and SoC integration experience, IP integration, multi-clock-domain design, and sign-off familiarity (CDC/RDC/lint/synthesis). Works independently and collaborates with DV for closure and debug.
Overview
Inabia is seeking an RTL Design Engineer for a fully remote 12-month contract engagement focused on custom silicon development. The ideal candidate will own the full micro-architecture and RTL design lifecycle for complex digital blocks, operating independently from day one. This role requires hands-on fluency in SystemVerilog and recent experience with memory controller design and SoC integration.
Responsibilities
- Own micro-architecture definition derived from high-level functional specifications
- Develop and implement RTL for complex digital blocks using SystemVerilog/Verilog
- Drive digital block control logic and IP integration
- Participate in subsystem-level architecture alignment discussions
- Support design sign-off activities including CDC, RDC, lint, and synthesis readiness checks
- Collaborate closely with Design Verification (DV) teams for closure and debug
- Take full project lifecycle ownership with minimal supervision
Key Qualifications
- Strong, current expertise in RTL design using SystemVerilog and/or Verilog
- Demonstrated ability to independently define micro-architecture from functional specs
- Recent hands-on experience designing custom RTL blocks such as controllers, DMAs, or SoC bus bridges
- Solid understanding of memory controllers, including HBM, DDR4, or DDR5
- Experience with SoC integration and digital subsystem design
- Proficiency with IP integration and block-level ownership
- Working knowledge of sign-off flows including CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing)
- Experience designing IPs with multiple clock domains
- Ability to operate independently with no ramp-up time required
Preferred Qualifications
- Experience in subsystem-level RTL development
- Exposure to Die-to-Die (D2D) logic design
- Prior experience working directly with major hyperscaler silicon teams
Similar Jobs
Artificial Intelligence • Hardware • Semiconductor
Design and implement production-ready RTL for complex digital subsystems, translating architectural specifications into scalable microarchitectures. Collaborate with architecture, verification, and physical design teams on correctness, synthesis, timing, power, and area closure. Perform linting, CDC analysis, simulation, debug, integration, and design reviews. Contribute to reusable RTL, design methodologies, tooling, and AI-assisted workflows.
Top Skills:
Ai Coding AgentsCdc AnalysisClaude CodeCopilotCursorDftDvePhysical DesignPythonQuestaRtlSynthesisSystemverilogTclTiming ClosureVcsVerdiVerilog
Hardware • Manufacturing
Design, integrate, and sign off synthesizable RTL for ultra-low-power SoC blocks, including compute fabric interconnects, memory interfaces, peripherals, low-power logic, and power-management systems. Own front-end quality through lint, CDC/RDC, LEC, synthesis, timing, and power analysis. Support verification, gate-level debugging, physical-design closure, tapeout, and silicon bring-up while collaborating with architecture, DV, physical design, and firmware teams.
Top Skills:
AhbApbAtpgAxiCdcDftGate-Level SimulationI2CI2SLecLintMramNocNvmPerlPythonRdcRisc-VRramRtlRtl SimulationScan InsertionSdcSramStaSynthesisSystemverilogTclTilelinkUpfWaveform Debugging
Hardware • Manufacturing
Lead microarchitecture definition and synthesis-ready RTL implementation for processor and accelerator SoCs. Own dataflow execution fabrics, memory subsystems, on-chip networks, low-power logic, peripheral integration, and hardware/software execution models. Drive PPA optimization, verification collaboration, design documentation, mentoring, synthesis and timing closure, DFT support, tape-out, and silicon bring-up for highly energy-efficient edge-computing hardware.
Top Skills:
AhbApbAxiEccFormal VerificationI2CI2SIec 61508Iso 26262Memory Compiler ToolchainsMramNocNvmOnnxRisc-VRramRtlSdcSramStaSystemverilogTcmTfliteTilelinkUpf
What you need to know about the Los Angeles Tech Scene
Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.
Key Facts About Los Angeles Tech
- Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
- Key Industries: Artificial intelligence, adtech, media, software, game development
- Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
- Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering
