Broadcom Logo

Broadcom

R&D Engineer IC Design

Posted 23 Days Ago
Be an Early Applicant
San Jose, CA
141K-225K Annually
Senior level
San Jose, CA
141K-225K Annually
Senior level
Oversee ASIC development from design to documentation, involving architecture, logic design, verification, and ensuring timing closure and power analysis.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

ASIC/Layout Design Engineer: Oversees definition, design, verification, and documentation for ASIC development. Determines architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Evaluates all aspects of the process flow from high-level design to synthesis, place and route, and timing and power use. Analyzes equipment to establish operation data, conducts experimental tests, and evaluates results. May also review vendor capability to support development.      - Knowledge:  Having wide-ranging experience, uses professional concepts and company objectives to resolve complex issues in creative and effective ways. Some barriers to entry exist at this level (e.g., dept/peer review).  Level at which career may plateau.      - Job Complexity: Works on complex issues where analysis of situations or data requires an in-depth evaluation of variable factors.  Exercises judgment in selecting methods, techniques and evaluation criteria for obtaining results. Networks with key contacts outside own area of expertise.      - Supervision:  Determines methods and procedures on new assignments and may coordinate activities of other personnel (Team Lead).    

BS with 12+ years experience, or MS with 10+ years experience.

Must have strong Place and Route back ground and drive timing closure using Innovus, ICC2 in 16nm technology.

Must be have hands on experience in all phases design from RTL2GDS and Analysis - IRdrop/EM using Apache, Timing signoff using PrimeTime.

Must be fluent in tcl/perl scripting and automation.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $141,000 - $225,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Apache
Asic
Icc2
Innovus
Layout Design
Perl
Primetime
Rtl2Gds
Tcl

Similar Jobs

6 Days Ago
Irvine, CA, USA
107K-171K Annually
Senior level
107K-171K Annually
Senior level
Semiconductor
This role involves physical design implementation of chips, including PnR, timing closure, physical verification, and scripting for design flow automation.
Top Skills: Mentor CalibrePerlPythonTcl
12 Days Ago
2 Locations
141K-225K Annually
Senior level
141K-225K Annually
Senior level
Semiconductor
The R&D IC Design Engineer will design specifications, perform RTL coding and simulations, and conduct silicon validation for high-speed optical communication products.
Top Skills: CPerlPythonUnixVerilogVhdl
23 Days Ago
San Jose, CA, USA
119K-190K Annually
Senior level
119K-190K Annually
Senior level
Semiconductor
The R&D Engineer IC Design will manage high-speed physical designs, including floorplanning, implementation, verification, and methodology development, while collaborating with teams and utilizing advanced tools.
Top Skills: 3Nm TechnologiesCalibreInnovusLecPerlPrimetimeTcl

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account