Altera (altera.com) Logo

Altera (altera.com)

Product Development Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Jose, CA
106K-154K Annually
Senior level
In-Office
San Jose, CA
106K-154K Annually
Senior level
Develop and own manufacturing test content for FPGA reset/configuration and Secure Device Manager. Implement DFT strategies (scan, ATPG, MBIST, IJTAG), run pre-silicon test simulations, collaborate with RTL/DFT/verification teams, analyze test results and silicon failures, and optimize test time, cost, and yield.
The summary above was generated by AI
Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.


About the Role

Altera is searching for a Product Development Engineer to join our Manufacturing Content Development Engineering Group!

The Manufacturing Content Development Engineering Group is responsible for architecting, developing, validating and productizing high quality manufacturing test content for FPGAs to screen out any manufacturing defects and thus guaranteeing the highest quality of outgoing parts to customers.

Key Responsibilities:

  • Own manufacturing test content development for FPGA Reset and Configuration architectures, including Secure Device Manager (SDM), configuration interfaces, reset controllers, boot flows, and related infrastructure IPs.

  • Develop and implement DFT strategies utilizing Scan, ATPG, MBIST, IJTAG, and functional test methodologies to maximize fault coverage.

  • Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out.

  • Collaborate with RTL, DFT, and Design Verification teams to ensure robust testability features are implemented early in the design cycle.

  • Analyze test results, debug silicon failures, and provide root cause analysis.

  • Work with manufacturing and test teams to optimize test time, cost, and quality.

  • Analyze early customer returns with emphasis on driving test hole closure activities.

  • Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations.

  • Stay updated with industry trends and emerging DFT/test technologies.

Salary Range 

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.  

 

$106,200 - $153,675 USD 

 

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#LI-MD1 

Qualifications:

Minimum Qualifications:

Bachelor's Degree or Master's Degree in Electrical Engineering, or related field (or other related Engineering degree) with 5+ years of industry experience in the following:

  • Experience in IC design and IC test.

  • Experience with FPGA Reset, Configuration, SDM, or DFX architectures.

  • Experience in DFT methodologies such as scan chains, Memory BIST, ATPG, boundary scan, test compression, IJTAG and JTAG networks

  • Experience with RTL design, synthesis, and verification flows.

  • Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement.

  • Scripting skills in Python, Perl, TCL, or similar.

  • Semiconductor manufacturing test processes.

  • Digital and analog circuit fundamentals.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Similar Jobs

4 Days Ago
In-Office
118K-200K Annually
Senior level
118K-200K Annually
Senior level
Hardware
Lead product development for next-generation metrology/imaging mask inspection systems. Define requirements and subsystem architectures, coordinate cross-functional engineering teams, perform prototype integration and system testing, create calibration/manufacturing/service procedures, troubleshoot subsystems, support customers and manufacturing, and train stakeholders. Travel up to 25%.
Top Skills: Digital Signal ProcessingE-BeamElectron OpticsImage ProcessingMatlabMotion ControlPythonSem
4 Days Ago
In-Office
118K-200K Annually
Entry level
118K-200K Annually
Entry level
Hardware
Lead product lifecycle activities for optical critical-dimension metrology systems: define requirements, evaluate/select technology, validate/verify products, transfer to manufacturing, support customer ramp, diagnose and drive resolution of system issues, and coordinate cross-disciplinary teams (optics, electronics, mechanics, software, algorithms). Some travel (<25%).
Top Skills: AlgorithmsImage ComputerImage ProcessingLaserLoadersMetrologyOpticsOpto-Mechanical SystemsScatterometryStages
5 Days Ago
Hybrid
Senior level
Senior level
Healthtech • Robotics
Lead mechanical design of novel robotic surgical instruments: develop prototypes, perform testing and root-cause analysis, create CAD models and manufacturing documentation, support verification/validation, collaborate cross-functionally, observe clinical use, and contribute to regulatory and patent activities.
Top Skills: AdhesivesAsme Drafting StandardsCadDesign Of Experiments (Doe)ExtrusionsFda Qsr 21 Cfr Part 820Flexible CircuitsGd&TIec 60601Iso 13485Iso Drafting StandardsMetal Injection Molding (Mim)PcbasPlastics MoldingSensorsSolidworksTolerance Stack Analysis

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account