Semtech Logo

Semtech

Process Integration Engineer

Posted 3 Days Ago
Be an Early Applicant
In-Office
Alhambra, CA, USA
93K-135K Annually
Senior level
In-Office
Alhambra, CA, USA
93K-135K Annually
Senior level
The Process Integration Engineer manages Indium Phosphide wafer fabrication processes, ensuring integration and yield improvement while leading failure analysis and new product introduction activities.
The summary above was generated by AI

Location: Alhambra, CA (Onsite)

Position Summary: The Process Integration Engineer – InP Wafer Fab position is responsible for end-to-end ownership of Indium Phosphide (InP) wafer fabrication process flows supporting the manufacturing of DFB lasers, Semiconductor Optical Amplifiers (SOAs), and Gain Chip (GC) products. This role serves as the technical integrator across all wafer fab process modules, ensuring compatibility, robustness, and high-yield performance of the complete device fabrication flow The position focuses on cross-module coordination, yield analysis, failure analysis, and root-cause resolution to enable stable manufacturing operations and successful new product introduction. The role requires strong systems-level understanding of InP device fabrication, data-driven problem solving, and close collaboration with process, device, reliability, and manufacturing teams. 

 

Responsibilities:  

End-to-End Process Flow Ownership and Integration (35%): 

  • Own and manage the complete InP wafer fabrication process flow from epitaxy through backend processing 

  • Ensure process compatibility and robust integration across lithography, etch, deposition, metallization, and test modules 

  • Define and maintain integration requirements including layer interactions, thermal budgets, process margins, and sequence dependencies 

  • Serve as the primary technical owner for process flow integrity and change impact assessment 

Yield Analysis, Excursion Response, and Continuous Improvement (25%): 

  • Lead yield analysis efforts to identify yield limiters, systematic defects, and process interactions 

  • Drive excursion response activities, including rapid containment, root-cause identification, and corrective action implementation 

  • Analyze inline and electrical test data to identify process trends and emerging risks 

  • Partner with manufacturing and process teams to implement yield improvement and defect reduction initiatives 

Failure Analysis and Root-Cause Resolution (20%): 

  • Lead and coordinate failure analysis (FA) activities using structured problem-solving methodologies (e.g., 8D, Six Sigma) 

  • Identify defect mechanisms and process-induced failure modes through cross-functional investigation 

  • Leverage FA techniques such as optical inspection, SEM, FIB, SIMS, and electrical analysis (directly or via partners) 

  • Ensure corrective and preventive actions are implemented and verified for effectiveness 

New Product Introduction and Technology Support (10%): 

  • Support new product introduction (NPI), process transfers, and technology changes within the InP wafer fab 

  • Evaluate integration risks associated with new designs, materials, or process changes 

  • Collaborate with device and design teams to ensure manufacturability and integration robustness 

Documentation, Process Control, and Manufacturing Support (10%): 

  • Author and maintain process flows, integration specifications, travelers, and control plans 

  • Define requirements for process control monitor structures (PCM/TLM) and ensure implementation in design layouts 

  • Support day-to-day manufacturing operations by providing technical guidance and integration expertise 

  • Ensure documentation accuracy and compliance with internal quality and manufacturing standards 

 

Minimum Qualifications: 

  • Bachelor’s degree or higher in Electrical Engineering, Materials Science, Physics, Chemical Engineering, or a related field required 

  • Minimum of 5+ years of experience in semiconductor process integration or device fabrication 

  • Strong hands-on understanding of InP-based or III-V compound semiconductor wafer fabrication processes 

  • Demonstrated experience with yield analysis, defect reduction, and root-cause methodologies 

  • Experience working across multiple wafer fab process modules in a manufacturing environment 

  • Strong systems-level understanding of semiconductor device fabrication and process interactions 

  • Proficiency in data analysis and statistical process control (SPC) 

  • Ability to drive alignment and decision-making across cross-functional engineering teams 

  • Preferred experience with DFB lasers, SOAs, gain chips, or photonic device manufacturing 

  • Familiarity with reliability testing, qualification flows, and product lifecycle support preferred 

  • Experience supporting high-mix, low-volume manufacturing environments preferred 

 

The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description. 

 

All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities. 

 

A reasonable estimate of the pay range for this position is $93,000 - $135,000.  There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee’s total compensation package. 

#LI-Onsite

Top Skills

Deposition
Etch
Inp Wafer Fabrication
Lithography
Metallization
Six Sigma
Spc
Yield Analysis
HQ

Semtech Camarillo, California, USA Office

200 Flynn Road, Camarillo, CA, United States, 93012

Similar Jobs

2 Days Ago
In-Office
117K-199K Annually
Mid level
117K-199K Annually
Mid level
Automotive • Cloud • Energy
Drive new product introduction for CMOS image sensors. Optimize process flows, resolve yield issues, and coordinate with cross-functional teams for smooth manufacturing transitions.
Top Skills: CmosDesign Of Experiments (Doe)ExcelJmpManufacturingMinitabOpticsSemiconductor Process Development
2 Days Ago
In-Office or Remote
United States
Internship
Internship
Hardware • Semiconductor • Manufacturing
The intern will enhance semiconductor processes through testing and improvements while collaborating with teams to optimize device performance and support product development.
Top Skills: Data AnalysisDesign Of ExperimentsElectrical EngineeringSemiconductor Device PhysicsSimulation
3 Days Ago
In-Office
134K-255K Annually
Expert/Leader
134K-255K Annually
Expert/Leader
Artificial Intelligence • Cloud • Information Technology • Software
The Process Integration Development Engineer collaborates on developing and sustaining mask processes, builds correction models for mask uniformity, and drives process improvements through data analysis.
Top Skills: C++Eda ToolsPythonSemiconductor Processing

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account