Principal FPGA / RTL Design Engineer

THE OPPORTUNITY
Silvus is seeking a full-time Principal FPGA / RTL Design Engineer who will report to the Senior Engineering Director for Irvine and work closely with the FPGA Engineering team. The successful individual in this role will participate in all aspects of the research and development process from concept to field deployment.  FPGA Design Engineers are responsible for the efficient implementation of novel signal processing algorithms for Silvus' MIMO wireless networking products. In addition, they participate in the support and development of FPGA-based designs for our advanced wireless systems R&D.  These are exciting projects aimed at addressing challenging real-world communication needs.  

The Principal FPGA / RTL Design Engineer position will be based at Silvus’ Irvine CA engineering facility nestled in the heart of the Irvine Spectrum district and is on a hybrid schedule; a minimum of 3 days onsite per week is expected. On-site days are Mondays, Wednesdays, and Thursdays.

The following is a list of at least some of the current essential job functions of the position. Management may assign or reassign duties and responsibilities at any time at its discretion. 
 
ROLE AND RESPONSIBILITIES
•    Working with system engineers and digital design architecting for wireless communication projects, including fixed point design of signal processing blocks. 
•    RTL coding, simulation, and test bench development.
•    FPGA synthesis and timing closure.
•    Hardware verification and troubleshooting; familiarity with logic analyzers.
•    Provide support to the RF and Software Engineering Teams.

REQUIRED QUALIFICATIONS
•    Bachelor of Science degree in Electrical Engineering, Computer Science, or relevant fields.
•    Minimum 10 years of demonstrated experience in RTL design and FPGA implementation; 8 years of experience in RTL design and FPGA implementation with an advanced degree (MS or PhD) in Electrical Engineering, Computer Science, or relevant fields.
•    Demonstrated experience with fixed point binary arithmetic and digital signal processing designs.
•    Deep knowledge of RTL design fundamentals using Verilog and System-Verilog.
•    Proven expertise working with front-end RTL design tools, FPGA synthesis, timing closure, multiple clock-domain and/or high-utilization FPGA designs.
•    Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
•    Must be a U.S. Citizen due to clients under U.S. government contracts.

PREFERRED KNOWLEDGE, SKILLS, AND ABILITIES
•    M.S. or Ph.D. degree in Electrical Engineering, Computer Science, or relevant fields.
•    Basic MATLAB skills.
•    Solid knowledge and understanding of scripting languages such as Perl and Python. 
•    Strong communication and presentation skills.
•    Experience with wireless communication systems on FPGA or ASIC designs.

The pay range is NOT a guarantee, is based on market research and peer data and will vary depending on the candidate’s experience and qualifications.