Broadcom Logo

Broadcom

IC Design Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
2 Locations
120K-192K Annually
Senior level
In-Office
2 Locations
120K-192K Annually
Senior level
The role involves leading static timing analysis efforts, defining timing constraints, and contributing to silicon bring-up and characterization while focusing on optimizing power, performance, and area for compute blocks.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

The Central Engineering Team is responsible for standard cell development and custom design solutions that power cutting-edge AI compute cores and CPUs. We are seeking a motivated and technically strong engineer to join our team.

Job Description:

  • Leading STA efforts in complex compute blocks

  • Will be responsible for defining/ co-defining timing constraints with the customer and interface with the physical design team

  • Responsible to drive state of the art in timing closure

  • Participate/contribute in silicon bring-up, characterization, and silicon test

  • Participate in timing closure of the blocks with best PPA (power/performance/area)

Ideal Candidate Will Have:

  • The candidate should have a strong understanding of VLSI and ASIC physical design

  • Significant experience with synthesis and physical synthesis tools (Synopsys and Cadence tool suites preferred)

  •  Deep understanding of PLLs and clock networks

  • Significant experience using a static timing analysis tool.  Preferably Synopsys PrimeTime and/or Cadence Tempus.  

  •   - Ability to create and debug timing constraints

  •   - Ability to understand and debug warning and error messages from the timing tool

  •   - Ability to generate and understand timing reports

  • Deep understanding of STA concepts

  •   - Solid understanding of RC networks and how they affect the timing/propagation of signals

  •   - Understanding of Signal Integrity, Crosstalk Delay, and Glitch/Noise Analysis

  •   - Understanding of setup analysis, hold analysis, and other timing checks

  •   - Ability to understand and create timing diagrams

  • Deep understanding of more advanced STA concepts

  •   - POCV/SOCV/LVF modeling of variation

  •   - MIS - multi input switching

  •   - CCS/ECSM/NLDM - liberty timing models

  •   - PBA - path based analysis

  •   - LOCV/SOCV - location aware timing derates

  • Experience using SPICE analysis

  • Master’s degree in Engineering with 6+ years of hands-on experience in Place and route tools, or PhD (preferred) with 3+ years of experience.

Join us in shaping the next generation of high-performance compute technologies.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Top Skills

Asic
Cadence
Clock Networks
Plls
Spice
Static Timing Analysis
Synopsys
Vlsi

Similar Jobs

4 Days Ago
In-Office
2 Locations
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Semiconductor
Design and implement layouts for digital high-performance blocks, ensuring timing closure and optimal power/performance/area while collaborating with cross-functional teams.
Top Skills: CadPlace And Route Tools
4 Days Ago
In-Office
2 Locations
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Semiconductor
The IC Design Engineer will focus on layout design, timing closure, error debugging, and collaboration for high-performance AI compute technologies.
Top Skills: CadPlace And Route ToolsSemiconductor TechnologiesVerification Tools
4 Days Ago
In-Office
2 Locations
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Semiconductor
Design layout for high-performance digital blocks, ensuring optimal power/performance/area. Collaborate with teams to resolve layout issues and analyze design trade-offs.
Top Skills: CadPlace And Route ToolsSemiconductor TechnologiesVerification Tools

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account