PDDN INC. Logo

PDDN INC.

Analog Layout Design Engineer

Posted 25 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA
Senior level
In-Office
Santa Clara, CA
Senior level
The Analog Layout Design Engineer is responsible for high-performance analog layout design on advanced CMOS nodes, requiring expertise in SERDES, PLLs, and verification tools.
The summary above was generated by AI
Job Description

Role: Analog Layout Design Engineer
Location: Santa Clara, CA
Type: Contract 
Interview: Phone/Skype
 

We're hiring talented professionals for high-performance analog layout design on advanced CMOS nodes (40nm to 3nm). Must have strong experience in SERDES, PLL, DDR PHYs, and verification tools (LVS, DRC, ERC).
Expertise required in Synopsys, Cadence, Mentor Graphics, TSMC nodes, and Python.

🔹 Open to C2C (Genuine H1B with i94 travel history)
🔹 W2 options available for Green Card holders and US citizens only

#AnalogLayout #CMOS #SERDES #PLL #Cadence #MentorGraphics #Python #TSMC #AMSdesign #PhysicalDesign #C2CHiring

 

Additional Information

All your information will be kept confidential according to EEO guidelines.

Top Skills

Cadence
Mentor Graphics
Python
Synopsys
Tsmc

Similar Jobs

8 Days Ago
In-Office
San Jose, CA, USA
84K-156K Annually
Junior
84K-156K Annually
Junior
Cloud • Hardware • Software • Semiconductor
Support customers with custom IC design and simulation challenges, provide solutions using Cadence tools, and drive customer success through technical expertise and presentations.
Top Skills: Analog DesignCadence TechnologyCustom Ic DesignMixed-Signal DesignRf Design
21 Days Ago
In-Office
Marina del Rey, CA, USA
131K-180K Annually
Senior level
131K-180K Annually
Senior level
Edtech
The Analog Design & Layout Engineer will support customers in analog circuit design and layout, assist with educational classes, and engage in funded research projects at USC.
Top Skills: Cadence VirtuosoMentor Graphics ToolsSpice Simulators
4 Days Ago
In-Office
Saratoga, CA, USA
150K-200K
Senior level
150K-200K
Senior level
Other
Design and optimize layouts for analog and mixed-signal ICs, collaborating with engineers, ensuring manufacturability and performance metrics are achieved.
Top Skills: Cadence VirtuosoMentor Graphics CalibrePythonSkillSynopsys Ic Compiler

What you need to know about the Los Angeles Tech Scene

Los Angeles is a global leader in entertainment, so it’s no surprise that many of the biggest players in streaming, digital media and game development call the city home. But the city boasts plenty of non-entertainment innovation as well, with tech companies spanning verticals like AI, fintech, e-commerce and biotech. With major universities like Caltech, UCLA, USC and the nearby UC Irvine, the city has a steady supply of top-flight tech and engineering talent — not counting the graduates flocking to Los Angeles from across the world to enjoy its beaches, culture and year-round temperate climate.

Key Facts About Los Angeles Tech

  • Number of Tech Workers: 375,800; 5.5% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Snap, Netflix, SpaceX, Disney, Google
  • Key Industries: Artificial intelligence, adtech, media, software, game development
  • Funding Landscape: $11.6 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Strong Ventures, Fifth Wall, Upfront Ventures, Mucker Capital, Kittyhawk Ventures
  • Research Centers and Universities: California Institute of Technology, UCLA, University of Southern California, UC Irvine, Pepperdine, California Institute for Immunology and Immunotherapy, Center for Quantum Science and Engineering

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account